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Abstract
The Impact of strain engineering technology applied on NPN-Si-BJT/NPN-SiGe-HBT devices on
the electrical properties and frequency response has been investigated. Strain engineering
technology can be used as an additional degree of freedom to enhance the carriers transport
properties due to band structure changes and mobility enhancement. The mobility of charge
carriers in bipolar devices can be enhanced by creating mechanical tensile strain in the direction
of electrons flow to improve electron’s mobility, and by creating mechanical compressive strain
in the direction of holes flow to improve hole’s mobility. Consequently, new devices concepts
and novel device architectures that are based on strain engineering technology have been
explored using TCAD modeling. The physical models and parameters used in TCAD simulations
have been calibrated in collaboration with Bundeswehr University-Munich using Monte Carlo
simulation. Specific models for SiGe bandgap, bandgap-narrowing, effective mass, energy
relaxation, mobility for hydrodynamic and drift-diffusion simulations have been calculated and
implemented in the house simulator using tabulated models compiled in C code. Two approaches
have been used in this study to generate the proper mechanical strain inside the device. The first
approach was through introducing strain engineering technology principle at the device’s base
region using SiGe extrinsic stress layer. The second approach was through introducing strain
engineering technology principle at the device’s collector region using strain layers. The study
examined not only the transistor DC performance but also the RF performance through multiple
optimizations for the explored vertical transistors. Simulation results showed that the strained
silicon BJT/HBT devices exhibited better DC performance and high frequency characteristics in
comparison with equivalent standard conventional BJT/HBT devices. An approximately 42%
improvement in fT and 13% improvement in fMAX have been achieved for BJT device employing
strain at the base region. As well, an enhancement of the collector current by nearly three times in
strained silicon BJT device has been attained. The obtained results for applying the same
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technique on NPN-SiGe-HBT device have shown that applying strain on the base region of the
HBT device is less efficient in comparison with the BJT device, as the SiGe base is already
stressed due to the existence of Ge at the base. Moreover, utilizing a strain layer at the device’s
collector region will result in an approximately 9%-14% improvement in fT and 7%-12%
improvement in fMAX in comparison with an equivalent standard conventional NPN-SiGe-HBT
device. Despite of the very small decrease in the breakdown voltage BVCE0 value (1% 4%), the
fT×BVCE0 product enhancement is about 12% by means of strain engineering at the collector
region.
Abstract - Résumé
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Résumé
Dans le but d’améliorer les transistors bipolaires TBH SiGe, nous proposons d’étudier l’impact
de la contrainte mécanique sur leurs performances. En effet, cette contrainte permet de libérer un
degré de liberté supplémentaire pour améliorer les propriétés du transport grâce à un changement
de la structure de bande d’énergie du semiconducteur. Ainsi, nous avons proposé de nouvelles
architectures de composants basées sur l’ingénierie de la contrainte mécanique dans les
semiconducteurs. Deux approches ont été utilisées dans cette étude pour générer la tension
mécanique adéquate à l'intérieur du dispositif. La première approche consiste à appliquer une
contrainte mécanique sur la base du transistor en utilisant une couche de SiGe extrinsèque. La
seconde approche vise à appliquer une contrainte dans la région du collecteur en utilisant une
couche contrainte. Les résultats obtenus montrent que cette méthode peut être une approche
prometteuse pour améliorer les performances des TBH.
Chapter1: Introduction & Background
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CHAPTER 1
Introduction & Background
1. Motivation
For the last two decades BiCMOS technology has been the dominant technology for
analog RF high speed applications, due to the high linearity, high current drive capability, the
lower 1/f noise, high output resistance, and voltage capability of the SiGe HBT. HBT has been a
key device in this branch of semiconductor industry. However, due to the continuous demand for
devices having higher frequency response, it becomes imperative to develop new bipolar
architectures suitable for high frequency and power applications. Various techniques and efforts
have been proposed to improve the performance of bipolar devices: introduction of a grading
germanium into the base [1], introduction of carbon to improve 1D doping profile [2] and
reduction of emitter width [3]. An additional way to improve the device performance is to
enhance the carrier transport by changing the material properties. In advanced semiconductor
devices strain can be used as an additional degree of freedom to enhance transport properties due
to band structure changes [4]. Mobility of charge carriers in a bipolar device can be increased by
creating mechanical tensile strain in the device in the direction of electrons flow to improve
electron’s mobility, and by creating mechanical compressive strain in the device in the direction
of holes flow to improve hole’s mobility [5].
The main motivation of this thesis is to clarify the impact of strain engineering technology
on NPN-SiGe-HBT device’s electrical properties and frequency response, through exploring new
device concepts and proposing new device’s architectures that are based on strain engineering
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technology, and investigating the feasibility of such concepts in an industrial environment. These
new concepts have been studied using finite element simulation TCAD tools.
The work methodology consists of the following steps:
Virtually fabricate the device using process simulations.
Study the sensitivity of the device’s different zones to strain.
Propose new methods to incorporate strain in the process and evaluate the strain level that
can be obtained inside the device.
Define simulation parameters and physical models (the model parameters have been
calibrated in collaboration with Universität der Bundeswehr München).
Perform numerical (device) simulations to analyze the device electrical performance.
2. Thesis Organization
The thesis is organized as follows:
Chapter 1: Introduction & Background; provides a brief discussion of the SiGe HBT
technology, theoretical background, state-of-the-art and the motivation for carrying out this
research.
Chapter 2: Strain Technology; gives an overview of the elasticity theory of solids, physics
behind strain, different strain types, and application techniques of strain.
Chapter 3: TCAD Simulation & Modeling; provides an overview of the Technology Computer
Aided Design (TCAD), process simulation, device simulation and the physical models used in
this study.
Chapter 4; TCAD Simulation Results; gives a detailed discussion of the approaches used to
create the desired mechanical strain inside the device, the devices architectures and the obtained
results.
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3. Principles of SiGe-HBT
The fundamental advantage of SiGe HBT over conventional Si BJT arises from the
bandgap engineering technology principle. Bandgap engineering technology can be used to
improve several key figure-of-merits for a bipolar transistor. The first step in understanding how
a heterostructure device operates is to consider the energy band diagram. The energy band
diagram for a forward biased ideal graded-base SiGe HBT with constant doping in the emitter,
the base and the collector regions, and a comparable Si BJT are shown in Fig.1. The Ge content
is linearly graded from 0% near the metallurgical emitter–base (EB) junction to some maximum
value of Ge content near the metallurgical collector–base (CB) junction, and then rapidly ramped
back down to 0% Ge [6].
Fig.1: Energy band diagram for a graded-base SiGe HBT and a Si BJT.
The effect of introducing a graded Ge profile into the base region is apparent in the band
structure changes shown above, where Eg,Ge(x = 0) and Eg,Ge(x = Wb) represent the
germanium-induced bandgap narrowing at the emitter end of the base (x = 0) and the germanium-
induced bandgap narrowing at the collector end of the base (x = Wb), respectively. As shown in
the figure, a slight reduction in the base bandgap at the EB junction and a much larger reduction
at the CB junction are observed with respect to the Si BJT device.
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To illustrate the heterojunction action in a bipolar transistor, the operation of a
conventional Si BJT will be considered first. When VBE is applied to forward bias the EB
junction, electrons are injected from the electron-rich emitter into the base across the EB potential
barrier. The injected electrons diffuse across the base, and are swept into the electric field of the
CB junction, yielding a useful collector current. At the same time, the applied forward bias on the
EB junction produces a back-injection of holes from the base into the emitter. If the emitter
region is heavily doped with respect to the base, the density of back-injected holes will be small
compared to the forward-injected electron density, and hence a finite current gain results.
The introduction of Ge into the base region will affect the dc and ac operations of the Si
BJT device. The reduction of the potential barrier to injection of electrons from emitter into the
base will yield exponentially more electron injection for the same applied VBE, translating into
higher collector current, and hence higher current gain. In addition to that, the presence of a finite
Ge content at the CB junction will positively influence the output conductance of the transistor,
yielding higher Early voltage. For ac operation, the Ge-gradient-induced drift field across the
neutral base will accelerate the injected minority electrons across the base, and thereby
decreasing the base transit time. In what follows, the underlying physics of the NPN-SiGe-HBT,
with particular emphasis on the fundamental differences between the operations of the SiGe HBT
and the Si BJT will be introduced. For analysis purposes, a SiGe HBT and a Si BJT are taken to
be of identical geometry, with identical emitter, base and collector-doping profiles, apart from the
Ge in the base of the SiGe HBT. The Ge profile is assumed to be linearly graded from the EB to
the CB junction as depicted in Fig.1. This analysis assumes standard low injection conditions,
negligible bulk and surface recombination and Boltzmann statistics.
3.1 Current Gain
Due to the introduction of Ge into the base region, the potential energy barrier in the
conduction band at the EB junction is lowered allowing more electrons to be injected into the
base and thereby leads to an increase in the collector current. Furthermore, hole back injection is
also reduced by the large valence band discontinuity reducing the base current. Overall, this
increase in the collector current dramatically improves the current gain. For a constant base
doping profile, the collector current density (JC) can be derived from the generalized Moll-Ross
relation as
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J = q(e / 1)P (x)dxD (x)n (x) 1.1
where Wb is the neutral base width for the applied bias VBE, Pb(x) is the base doping, Dnb is the
minority electron diffusivity in the base and nib is the intrinsic carrier density.
For SiGe HBT the intrinsic carrier density can be written asn (x) = n e / e , ( ) , ( ) /( ) e , ( )/ 1.2
Where E is the heavy-doping induced apparent bandgap narrowing in the base region,E , (0) is the Ge-induced band offset at x=0, E , (W ) is the Ge-induced band offset at
x=Wb, nio is the low-doping intrinsic carrier density for Si, and is the effective density-of-states
ratio between SiGe and Si
= ( )( ) < 1 1.3
where (NCNV)SiGe represents the position-dependent Ge-induced changes associated with both the
conduction and valence band effective density-of-states. The collector current density for SiGe
HBT can be written as
J , = qDN W e / 1 n e / , ( )/ , ( )/1 , ( )/ 1.4
where, is the minority electron diffusivity ratio between SiGe and Si, and is given by
= D( ) 1.5
The first term in Equation 1.4 corresponds to the Si BJT ,and the second term represents
the modification of JC due to the introduction of Ge into the base region. As shown in the
equation, JC in a SiGe HBT depends exponentially on the EB boundary value of the Ge-induced
band offset, and is linearly proportional to the Ge-induced bandgap grading factor. Consequently,
The SiGe HBT exhibits higher collector current and approximately the same base current as the
Si BJT. This increase in JC for the SiGe HBT will lead to an increase in current gain. For
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identically constructed devices, the ratio of the current gain ( ) between a linearly graded
germanium profile SiGe HBT and a Si BJT is given by
, , = , ( )/ , ( )/1 , ( )/ 1.6
Equation 1.6 represents a ratio which is larger than unity for a finite Ge content, and
indicates that the smaller base bandgap in a SiGe HBT exponentially increases the number of
minority carriers injected into the base, causing an increase in the collector current for the same
forward-bias, and hence higher current gain value.
3.2 Early Voltage
The most important physical effect which causes the collector current to increase with the
collector-emitter voltage for a constant base current is the increase of collector current caused by
a decreased neutral base width with base-collector reverse bias (VCB). The output conductance is
a measure of collector current variation with VCB. Therefore, low output conductance is desirable
to achieve invariant output current in low-frequency analogue applications. The Early voltage
(VA) is a measure of the change in output conductance with changing VCB. For analogue circuit
applications, a high value of the product of current gain and Early voltage is desirable, which is
conventionally defined as the figure-of-merit for analog circuit design.
An additional benefit of using a graded-Ge profile in a SiGe HBT is the enhancement of
the Early voltage. The enhancement of the Early voltage of a graded SiGe HBT can be expressed
as
, , | exp , ( )kT 1 , ( )/, ( )/ 1.7
This ratio is larger than unity, and it indicates that for a finite grading across the quasi-
neutral base, the exponential dominates the functional dependence on Ge content, yielding an
improvement for a SiGe HBT compared to a Si BJT.
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3.3 Transit Time
As a result of the quasi-electric field due to the grading of the Ge content in the base, the
electrons injected from the emitter to the collector will be accelerated; thereby effectively
reducing the base transit time. For bipolar transistors, the base transit time for a constant base
doping is given by
= n (x)P (x) P (y)dyD (y)n (y) dx 1.8
By substituting equation 1.2 into equation 1.8 and integrating, the SiGe HBT transit time
becomes
, = WD kT, ( ) 1 , ( ) 1 , ( )/ 1.9
For Si BJT, the base transit time is given by
, = W2D 1.10
Hence, the enhancement of the base transit time due to the existence of a graded Ge profile into
the base region is given by ratio of the base transit time for SiGe ( , ), and Si BJT ( , ) as
follows
, , = 2 , ( ) 1 , ( ) 1 , ( ) 1.11
For a finite Ge grading, the ratio ( , ,/ ) will be less than unity, and therefore the SiGe
HBT base transit time will be shorter than Si BJT.
Moreover, the forward bias in EB junction creates a back-injection of holes from the base to the
emitter, and gives rise to emitter charge storage delay time ( ). The emitter charging time will be
reduced due to the lower barrier which carriers must overcome before being injected into the base
due to the existence of the graded Ge profile at the base region.
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3.4 High Frequency Figures-of-Merit
The SiGe base gives new degrees of freedom for the design of SiGe HBTs and allows
much higher values of the figures of merit; the cut-off frequency (fT) and the maximum
oscillation frequency (fMAX), to be achieved in comparison with the conventional silicon BJTs.
The unity-gain cut-off frequency and the maximum oscillation frequency parameters are
positively impacted by the Ge content in the base. As mentioned previously and decrease in
SiGe HBT.
The unity-gain cutoff frequency (fT) is given by the relation
= 12 q ( + ) + + + 2 + 1.12
Where Ic is the collector current, CEB and CCB are the EB and CB depletion capacitances, WCB is
the CB space-charge region width, vsat is the saturation velocity, and rc is the dynamic collector
resistance. Therefore, improvements in and due to the presence of SiGe will directly
translate into an enhanced fT of the transistor at fixed bias current. The maximum oscillation
frequency (fMAX) figure of merit is defined as
= 8 1.13
Where rB is the base resistance. Therefore, the increase in fT and the reduction in the base
resistance aids in improving the fMAX of the SiGe HBT [7] [8].
4. State-of-the-Art
The design and study of a new semiconductor device structure hold promise at both the
device level, where the transistor’s electrical behavior may lead to novel effects, and the circuit
level, where the device characteristics may be exploited to enhance functional performance. Since
the revolutionary invention of the point-contact transistor at Bell Laboratories in 1947, the
progress made in the field of semiconductor technology have a constant increase in performance
according to Moore’ law which states that the number of transistors per chip doubles every 18-24
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months. However, as silicon BJTs reach their fundamental limits on speed because of the
physical properties of the semiconductor material, advanced high-speed devices require
heterojunction technology. The idea of varying the bandgap in a bipolar transistor structure to
increase the emitter injection efficiency is almost as old as the bipolar junction transistor itself.
Shockley described the idea in his application for a patent on the junction bipolar transistor
[9][10]. The inherent performance advantages of heterojunction bipolar transistors (HBTs) over
conventional bipolar junction transistors have been recognized, and Kroemer first explained the
underlying principle of the heterojunctions in 1957 [11].
The work by Kroemer on the heterojunction opened a new door for achieving higher
speeds than anticipated with silicon bipolar transistors. Although the performance advantages of
HBTs over BJTs were well understood, no fabrication technologies were available to produce
high quality heterojunctions until the 1970s, where epitaxial growth of SiGe heterostructures
demonstrated by Erich Kasper using molecular beam epitaxy (MBE) [12]. With the advent of
heteroepitaxy, the concept of strained layers has been extended to include other elemental
semiconductors. These developments set the stage for IBM’s development of SiGe HBTs in 1987
using MBE. The successful demonstrations of SiGe HBT technology, in both high-performance
digital and analogue circuit applications, are the results of over 15 years of steady research
progress from initial material preparations in 1984, through device demonstrations from 1987–
1992 to large scale circuit fabrication in 1994 and commercial products in 1998. Since then, the
interest in SiGe HBTs from both academia and industry rose progressively through the years
causing the figures of merit to increase and reach current state-of-the-art levels. Today’s state-of-
the-art SiGe pre-production technologies have shown cut-off frequency close to 300 GHz, and
maximum frequency of oscillation close to 400 GHz as reported recently by our partners of the
European joint research project DOTFIVE [13] [14].
The rapid improvement in SiGe HBT performance is mainly due to careful tailoring of
Ge and doping profiles, and also due to the continuing downscaling of device dimensions.
Material growth development is also an important factor for the success of SiGe technology and
the most recent example is the incorporation of carbon in the SiGe epitaxial layers, which further
improves performance. The developments of SiGe HBTs technology are summarized in Table.1
[7].
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Historical Event Year Ref.
First demonstration of transistor action 1947 [15]
Basic HBT concept 1948 [9]
First demonstration of a bipolar junction transistor 1951 [10]
First demonstration of a silicon bipolar transistor 1956 [16]
Drift-base HBT concept 1954 [17]
Fundamental HBT theory 1957 [18][11]
First epitaxial silicon transistors 1960 [19]
First SiGe HBT 1987 [20]
First ideal SiGe HBT grown by CVD 1989 [21]
First SiGe HBT grown by UHV/CVD 1989 [22]
First high-performance SiGe HBT 1990 [23][24]
First self-aligned SiGe HBT 1990 [25]
First SiGe HBT ECL ring oscillator 1990 [25]
First pnp SiGe HBT 1990 [26]
First operation of SiGe HBTs at cryogenic temperatures 1990 [27]
First SiGe HBT BiCMOS technology 1992 [28]
First LSI SiGe HBT integrated circuit 1993 [29]
First SiGe HBT with peak fT above 100 GHz 1993 [30][31]
First SiGe HBT technology in 200-mm manufacturing 1994 [32]
First SiGe HBT technology optimized for 77K 1994 [33]
First radiation tolerance investigation of SiGe HBTs 1995 [34]
First report of low-frequency noise in SiGe HBTs 1995 [35]
First SiGe:C HBT 1996 [36]
First high-power SiGe HBTs 1996 [37][38]
First sub-10psec SiGe HBT ECL circuits 1997 [39]
First high-performance SiGe:C HBT technology 1999 [40]
First SiGe HBT with peak fT above 200 GHz 2001 [41]
First SiGe HBT with peak fT above 300 GHz 2002 [42]
First complementary (npn+pnp) SiGe HBT technology 2003 [43]
First C-SiGe technology with npn and pnp fT above 100 GHz 2003 [44]
First vertical SiGe HBT on thin film (CMOS compatible) SOI 2003 [45]
First SiGe HBT with both fT and fMAX above 300 GHz 2004 [46]
First Conventional Double-Polysilicon FSA-SEG Si/SiGe:C HBT with
fMAX 423 GHz and fT 273 GHz
2009 [14]
First Fully Self-Aligned SiGe:C HBT Architecture with fMAX 400 GHz 2009 [13]
First SiGe HBT with fMAX 500 GHz (IHP: to be published in IEDM 2010) 2010
Table 1: Milestones in the development of SiGe HBTs [7].
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4.1 Strained SiGe HBT
Due to the continuous demand for devices having higher frequency response, it becomes
imperative to develop new bipolar architectures suitable for high frequency and power
applications. Therefore, various efforts and approaches have been proposed to improve the
bipolar devices performance. In advanced semiconductor devices technology, strain engineering
technology is considered as an additional degree of freedom to enhance transport properties due
to band structure changes. Recent experimental and theoretical work point out uniaxially and
biaxially stressed Si and SiGe substrates as a possible technique for the new generation HBT
devices. Experimentally, two major methods have been used; wafer bending [47], and virtual
substrates [48]. Wafer bending allows inducing uniaxial stress while virtual substrates create
biaxial stress. Both methods induce a uniform stress over the device. In what follows, a brief
description of the latest work done on strained SiGe HBTs using wafer bending and virtual
substrate approaches is presented.
Wang et al. investigated the impact of mechanical uniaxial stress on the characteristics of
SiGe heterojunction bipolar transistors uing a four-point bending apparatus to apply a uniaxial
stress in the range of 200 MPa to + 200 MPa. The SiGe HBTs used in their study were
fabricated using 0.18 µm self-aligned SiGe BiCMOS technology, with an emitter area of
0.2x10.16 µm2. Their results show that the performances of SiGe HBTs are varied with the stress
level. The changes in the collector current, base current, current gain, and the breakdown voltage
were found to be linearly dependent upon the mechanical uniaxial stress level, for the range of
200 MPa to + 200 MPa. The strain-polarity dependence of the collector current, base current,
and current gain was positive under uniaxial compressive stress, whereas that of the breakdown
voltage was negative [47].
Yuan et al. in their work reported the performance of Si–SiGe HBT under the biaxial
compressive and tensile mechanical stress with the comparison of BJTs. An externally uniform
mechanical displacement at the center with the diameter of 13 mm on 100 mm wafers for both
SiGe HBT and Si BJT devices has been applied as shown in Fig.2. The average biaxial strain
used in this study is 0.028%. The current gain variations of the mechanically strained Si–SiGe
heterojunction bipolar transistor (HBT) and Si bipolar junction transistor (BJT) devices were
investigated. The current gain change for HBT is found to be 4.2% and 7.8% under the biaxial
compressive and tensile mechanical strain of 0.028%, respectively. The change for BJT is found
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to be 4.9% and 5.0% under the biaxial compressive and tensile mechanical strain of 0.028%,
respectively. Their results are shown in Fig.3 . Moreover, their results show that the current gain
changes show a good linear dependence on external biaxial mechanical stress as shown in Fig.4
[49].
Fig.2 : Schematic diagram of the externally applied mechanical stress on the wafer.
Persson et al. [48] reported in their work (Fabrication and characterization of strained Si
heterojunction bipolar transistors on virtual substrates), a strained Si HBT with a maximum
current gain of 3700 using a relaxed Si0.85Ge0.15 virtual substrate, Si0.7Ge0.3 base and strained Si
emitter. The schematic of the complete structure used in their study is shown in Fig.5. Their
Fig.3: Gummel plot of Si BJT and SiGe HBT devices
without and with mechanical stress (VBC=0 V).
Fig.4: Current gain changes of SiGe HBT and
Si BJT device as a function of stress level.
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results demonstrate major improvements in current gain compared with co
pseudomorphic SiGe HBTs and Si BJTs as shown in
larger collector current than SiGe HBT and Si BJTs
Fig.5: A schematic of the complete strained Si HBT structure used
Fig.6: Collector current (IC) vs. collector
voltage (VCE) characteristics for strained Si HBT,
SiGe HBT, and Si BJT at I
Haugerud et al. studied the effects of mechanical planar biaxial tensile strain applied,
post-fabrication, to Si/SiGe HBT BiCMOS technology. Planar biaxial tensile strain was applied
to the samples, which included standard Si CMOS, SiGe HBTs, and a
control. Their results show that a
consistent decrease in collector current and hence current gain after strain as
Fig.6. In addition, strained Si HBTs exhibit
as shown in Fig.7.
by
-emitter
B = 3 A.
Fig.7: Current gain vs. base
is increased by almost one order of magnitude in
the strained Si HBT.
n epi
t a strain level of 0.123%, the Si BJT/SiGe HBTs showed a
20
-processed
Persson et al.
-emitter voltage VBE.
taxial-base Si BJT
illustrated in Fig.8
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and Fig.9. This decrease in the collector current is attributed to the compressive strain in the
orthogonal plane which degrades the electron transport [50].
Fig.8: Forward Gummel characteristics of a first
generation SiGe HBT for both pre-strain and post
0.123% biaxial strain.
Fig.9: Output characteristics of a first generation
SiGe HBT for both pre-strain and post 0.123%
biaxial strain
Moreover, two patents have been proposed to introduce stress into bipolar transistors: The
first patent by Chidambarrao et al. proposes to create stress at the base region of the device as
shown in Fig.10. In their structure, the compressive and tensile strains are created by forming a
stress layer in close proximity to the intrinsic base of the device resulting in an enhancement of
the mobility of the charge carriers [51]. The second patent by Dunn et al. proposes a method of
forming a semiconductor device having two different strains inside the device [52]. This proposal
is more complicated since the stress is applied on the emitter, the base and the collector regions as
shown in Fig.11.
To the best of our knowledge, there haven't been any simulation or measurement results
available in the literature to evaluate the effect of the stress layers in the above structures, thus we
have analyzed the impact of strain engineering on SiGe-HBTs via modified ideas from the above
patents using a specific structure provided by IMEC Microelectronic-Belgium as a reference
device [53].
Chapter1: Introduction & Background
22
Fig.10: A cross- sectional view of a complete BJT
device formed according to Chidambarrao et al.
Fig.11: A cross- sectional view of a complete BJT
device formed according to Dunn et al.
Regarding the theoretical work done in this field, Jankovic et al. investigated the influence
of strained-Si cap layers on n–p–n heterojunction bipolar transistors fabricated on virtual
substrates as shown in Fig.12. Using an approximate theoretical model, they found that the
presence of a strained-Si/SiGe (relaxed) heterojunction barrier in the emitter can substantially
improve the HBT’s current gain as shown in Fig.13. Furthermore, two-dimensional numerical
simulations of a virtual substrate HBT with a realistic geometry demonstrate that, besides the
current gain enhancement, a three times improvement in fT and fMAX were realized when a
strained-Si/SiGe emitter is incorporated as shown in Fig.14 and Fig.15.
Moreover, Jankovic et al. presented a computational study by commercial TCAD of the
potential electrical and thermal properties of n–p–n HBTs fabricated on relaxed Si1-yGey virtual
substrates. The dependences of dc, ac and self-heating characteristics of virtual substrate HBTs
(VS HBTs) on alloy composition were investigated in details. It is found that symmetrical VS
HBTs generally exhibit higher current drive capabilities compared with equivalent HBTs formed
pseudomorphically on Si substrates, but at the expense of a lower fT and a decreased fMAX. In
addition, simulated results show that self-heating effects become increasingly significant for VS
HBTs, substantially degrading device electrical parameters such as the early voltage [54] [55].
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Fig.12: 2D cross-section of the simulated virtual
substrate HBT device with strained-Si/SiGe
heterointerface emitter
Fig.13: the (Ic) characteristics of virtual substrate
HBTs with thin (10 nm), thick (50 nm) and without
strained-Si layers in the emitter
Fig.14: fT versus collector current Ic extracted for
the n p n HBTs with and without strained-Si cap
layer and for conventional silicon-based HBT.
Fig.15: fMAX versus collector current Ic extracted
for the n p n HBTs with and without strained-Si
cap layer and for conventional silicon-based HBT.
Simulation results reported by Jankovic et al. show optimistic improvements of the HBT
deice performance by means of strain engineering technology. As they are using an approximate
theoretical model in their simulations, this approximate theoretical model might need to be
calibrated and/or taking more effects in consideration to achieve more precise results.
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4.2 Current State-of-the-Art
As mentioned previously, the European joint research project DOTFIVE partners have
achieved SiGe:C HBTs with maximum frequency of oscillation (fMAX) 400 GHz which are
today’s state-of-the-art SiGe:C HBTs. These partners achieve this milestone through completely
different architectures. The first partners (IMEC & IHP Microelectronics) approache 400 GHz
fMAX through fully self-aligned (FSA) SiGe:C architecture. While the second partner (ST
Microelectronics) approaches 400 GHz fMAX through a conventional double-polysilicon FSA
selective epitaxial growth (SEG) Si/SiGe:C HBT. In what follows a brief description of each
approach is given.
IMEC and IHP have developed two novel device architectures for half terahertz RF
performance to reduce further the device parasitic elements compared to the reference quasi self-
aligned (QSA) architecture (fT = 205 GHz, and fMAX= 275 GHz ). The first architecture named
G1G architecture is the novel FSA IMEC architecture. The second architecture is the novel FSA
IHP architecture. The novel device architecture that IMEC explores, attempts to reduce the
device parasitics significantly. The key element to achieve this, is that the emitter, base and
collector regions are self-aligned to each other. This is accomplished by growing the
collector/base and capping layer non-selectively, then etching the extrinsic device region away
using a sacrificial emitter, and then using the sacrificial emitter to self-align a reconstructed
external base to the emitter region. Initial results with this approach yielded marginal devices
with poor performance. But the concept to fabricate such a device was demonstrated, and as the
reasons for the poor performance and process marginalities were identified, IMEC continued to
optimize this architecture in the frame of the DOTFIVE project. A schematic cross-section of the
novel FSA IMEC device architecture is shown in Fig.16.
Fig.16: Schematic cross-section of novel device architecture of IMEC.
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IMEC started from an initial process flow, which yielded marginally functional devices
with fMAX below 200 GHz. This initial process flow has been completely reviewed, and the unit
process steps have been significantly improved. A SEM cross-section showing the device
architecture after the unit process step improvements, compared to the original structure is shown
in Fig.17. The major deficiencies of the original structure have been alleviated, such as the
marginal thickness of the external base connection, the marginal overlap of the polyemitter over
the L-shaped spacer, the marginal L-shaped spacer formation, and the sloped profile of the
pedestal etch. The resulting device has an effective emitter width of 80nm.
This fully self-aligned SiGe:C HBT architecture featuring a single step epitaxial
collector/base process, removal of the extrinsic part of the device using sacrificial emitter,
external base reconstruction, L-shaped spacer formation after removal of the sacrificial emitter,
and in-situ As doped polyemitter demonstrated 400 GHz fMAX. In addition, introducing carbon in
the collector suppressed segregation of P in the collector to the Si/SiGe interface, which resulted
in a strong increase of the fMAX because of the reduction of CBC. The resulting fT and fMAX curves
are shown in Fig.18, and the base-collector reverse diode current is shown in Fig.19. The
influence of the addition of 0.2% carbon to the undoped collector part is demonstrated. This
improvement is the accumulated result of a further lateral scaling of the HBT device, a significant
decrease of the base resistance and of the base-collector capacitance compared with the reference
HBT device.
Fig.17:Cross-section SEM picture of the original (left) and improved (right) emitter/base structure.
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Fig.18: Base-collector reverse diode current for a
0.15x1.0 m2 HBT device
Fig.19 :fT and fMAX versus Ic for a 0.15x1.0 m2
HBT.
Regarding the IHP novel architecture, a new collector construction for high-speed SiGe:C
HBTs that substantially reduces the parasitic base-collector capacitance by selectively under
etching the collector region is presented. A schematic cross-section of the novel IHP device
architecture is shown in Fig.20. The IHP novel architecture provides fT values that are higher
compared to the G1G architecture and presents less variation with decreasing emitter width. The
CBE and RE values of the IHP architecture are lower than the G1G architecture helping to obtain
higher fT values. The fMAX values for both architectures show a similar increase with decreasing
the emitter width. The IHP architecture however provides slightly lower fMAX values at wider
emitter widths while the situation reverses for the smallest simulated dimensions [13] [56].
Fig.20: Schematic cross-section of the IHP novel device architecture.
Chapter1: Introduction & Background
27
On the other hand, ST Microelectronics approaches 400 GHz fMAX through a conventional
double-polysilicon FSA selective epitaxial growth (SEG) Si/SiGe:C HBT. Starting from the high
speed SiGe BiCMOS technology BiCMOS9MW ( Fig.21) which features a SA selective epitaxial
SiGe HBT with 230 GHz / 290 GHz fT / fMAX , two shrinking phases (B3T and B4T) have been
performed by STMicroelectronics. The path followed to move from a 300 GHz fMAX HBT
(BiCMOS9MW) to a 400 GHz fMAX HBT (B4T) is shown in Fig.22.
Fig.21: Sketch of the FSA-SEG SiGe HBT
architecture
Fig.22 : From BiCMOS9MW to B4T: Splits of the
vertical and lateral scaling contributions.
The vertical shrink V1 corresponds to a slight reduction of the spike annealing
temperature, a different base profile and a reduction of the collector doping. Lateral shrink L1
corresponds to a reduction of the collector area, the polyemitter and emitter inside spacer widths,
the final emitter width being unchanged (0.13µm). The result of this first shrinking phase is a
technology called B3T, featuring fT = 260 GHz and fMAX = 350 GHz. Using still a conventional
SA selective epitaxial base HBT, a second shrinking phase resulted in the B4T technology
providing a maximum oscillation frequency of 400 GHz together with a transit frequency of 265
GHz (wafer averages). These outstanding performance data have been obtained for a collector
base breakdown voltage of 6.0 V and a collector emitter breakdown voltage of 1.5 V (WE is
reduced to 0.11 µm for the lateral shrink L2). The fT and fMAX characteristics versus collector
current of a B4T transistor, compared to those of B3T and BiCMOS9MW HBTs having the same
drawn emitter window length are shown in Fig.23. Moreover the main electrical parameters of
these devices are summarized in Table 2 [14] [56].
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Fig.23: fT & fMAX vs. IC for BiCMOS9MW, B3T and B4T technologies at VCB = 0.5 V (LE ~ 5 m).
Parameter Measurements
conditions
BiCMOS9MW B3T B4T Unit
fT VCB=0.5 V 230 260 265 GHz
fMAX VCB=0.5 V 290 350 400 GHz
WE TEM 0.13 0.13 0.11 µm
JC Peak fT 15.0 11.8 13.0 mA/µm2
VBE=0.75V 950 1595 1750 -
VAF >200 >200 >200 V
BVEBO 2.2 2.1 2.1 V
BVCEO VBE=0.7V 1.5 1.55 1.50 V
BVCBO 5.5 6.0 6.0 V
RBi 2.7 2.5 2.5 k
Table 2: HBT parameters comparison (wafer averages) FOR BICMOS9MW, B3T and B4T technologies
(LE~5 µm).
However, IHP Microelectronics reached a SiGe HBT device with fT/fMAX of 300 GHz/500
GHz, their results will be published in IEDM 2010 proceedings. The speed-improvement
compared to previous SiGe HBT technologies originates from the reduced specific collector-base
capacitance and base resistance and scaling of the device dimensions.
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5. DOTFIVE Project
THz technology is an emerging field which has demonstrated a wide-ranging potential.
Extensive research in the last years has identified many attractive application areas and has paved
the technological path towards broadly usable THz systems. THz technology is currently in a
pivotal phase and will soon be in a position to radically expand our analytic capabilities via its
intrinsic benefits. In this context, DOTFIVE is planned to establish the basis for fully integrated
cost efficient electronic THz solutions. An illustration of some exemplary applications of
Terahertz radiation is shown in Fig.24.
Fig.24: Illustration of some exemplary applications of Terahertz radiation.
DOTFIVE is an ambitious three-year European project supported by the European
Commission through the Seventh Framework Program for Research and Technological
Development, focused on advanced Research, Technology, and Development activities necessary
to move the SiGe-HBT into the operating frequency range of 0.5 THz (500 GHz). This high
frequency performance is currently only possible with more expensive technology based on III-V
semiconductors, making high integration and functionality for large volume consumer
applications difficult. The new transistors developed by DOTFIVE will be used for designing
circuits enabling power efficient millimeter-wave applications such as automotive radar (77 GHz)
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or WLAN communications systems (60 GHz –Wireless Local Area Network). In addition to
these already evolving markets, DOTFIVE technology sets out to be a key enabler for silicon
based millimeter-wave circuits with applications in the security, medical and scientific areas. A
higher operating speed can open up new application areas at very high frequencies, or can be
traded for lower power dissipation, or can help to reduce the impact of process, voltage and
temperature. The project involves 15 partners from industry and academia in five countries
teaming up for research and development work on silicon-based transistor architectures, device
modeling, and circuit design. The scientific aspects of the DOTFIVE project are tackled by five
work packages during a period of 36 months as illustrated in the schematic shown in Fig.25.
Fig.25: DOTFIVE project work packages
The work of this thesis is a part of the work package1 (WP1) which is dedicated to
“physics-based predictive modeling” using Technology Computer Aided Design (TCAD) tools,
that allow the simulation of processing steps and electrical characteristics of devices. Due to the
complexity of transport phenomena in nano-scale transistors, advanced device simulation tools
(e.g., solution of Boltzmann transport, Schrödinger-Possion solver) from DOTFIVE partners are
used. Based on such advanced TCAD platform, it will be possible to achieve a deep
understanding of the electrical behavior of near-terahertz devices and to develop guidelines for
doping and architecture optimization. In particular, WP1 will support continuously the
technology development in WP2 and WP3 by, e.g., assessing the achievable performance limits,
identifying the critical limitations, and exploring new device concepts and architectures. To make
computationally more efficient drift-diffusion and energy-balance based simulators predictive for
high performance devices, their physical models for, e.g., carrier transport are obtained from first
principles solutions of the Boltzmann transport equation (BTE). Furthermore, WP1 will
investigate the ultimate limits of SiGe HBT technology in terms of device performance, transport
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limits, quantum effects, and safe operation area limitations [56]. The partners involved in this
package are: University of Naples-Italy, ST Microelectronics-France, IMEC Microelectronics-
Belgium, IMS-University of Bordeaux 1-France and Bundeswehr University Munich-Germany.
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CHAPTER 2
Strain Technology
With the continuing reduction of silicon integrated circuits, new engineering solutions and
innovative techniques are required to improve bipolar transistors performance, and to overcome
the physical limitations of the device scaling. Therefore, strained-silicon technology has become
a strong competitor in search for alternatives to transistor scaling and new materials for improved
devices and circuits performances. Strained-Si technology enables improvements in electronic
devices performance and functionality via replacement of the bulk crystalline-Si substrate with a
strained-Si substrate. The improved performance comes from the properties of strained-Si itself
through changing the nature of the wafer by stretching and/or compressing the placement of the
atoms. This chapter gives an overview of the elasticity theory of solids, physics behind strain,
different strain types and strain application techniques.
1. Theory of Elasticity
Elasticity is the ability of a solid body to recover its shape when the deforming forces are
removed. The deformation of an elastic material obeys Hooke's law, which states that
deformation is proportional to the applied stress up to a certain point. This point is called the
elastic limit. Beyond this point additional stresses will cause permanent deformation [1]. The
main law governing elasticity of materials is the theory of stress, strain, and their interdependence
will be discussed.
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1.1 The Stress Tensor
Stress is defined as the force per unit area. When a deforming force is applied to a body,
the stress is defined as the ratio of the force to the area over which it is applied. There are two
basic types of stress; if the force is perpendicular (normal) to the surface over which it is acting,
then the stress is termed as normal stress, and if it is tangential to the surface, it is called a shear
stress. Usually, the force is neither entirely normal nor tangential, but it is at some arbitrary
intermediate angle. In this case it can be resolved into components which are both normal and
tangential to the surface; so the stress is composed of both normal and shearing components. The
sign convention is that tensional stresses are positive and compression stresses are negative.
Let’s take an arbitrary solid body oriented in a Cartesian coordinate system, with a
number of forces acting on it in different directions, such that the net force (the vector sum of the
forces) on the body is zero. Conceptually, we slice the body on a plane normal to the X -
direction (parallel to the YZ-plane) as shown in Fig.26.
Fig.26: Arbitrary solid body under external forces (left) and a section of the solid body under external
force (right).
A small area on this plane can be defined as= 2.1
The total force acting on this small area is given by= + + 2.2
We can define three scalar quantities:
X
y
Z
F1
F2
F3
F
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= lim= lim= lim 2.3
The first subscript refers to the plane and the second refers to the force direction. Similarly
considering slices orthogonal to the Y and Z -directions, we obtain
= lim FA= lim FA= lim FA
2.4
= lim FA= lim FA= lim FA
2.5
For static equilibrium, the shear stress components across the diagonal are identical ( =
, = , and = ), resulting in six independent scalar quantities. These scalar
quantities can be arranged in a matrix form to yield the stress tensor [2]:
= = 2.6
1.2 The Strain Tensor
Strain is defined as the change of the object length in a given direction divided by the
object initial length in that direction. If a force is applied to a solid object, that may
simultaneously translating, rotating, and deforming the object [3]. If we consider the two arbitrary
neighboring points P and Q are marked at initial position x and + d respectively. After
Chapter. 2 : Strain Technology
39
deformation these points move to position + u( ), and + d + u( + d ) respectively. The
absolute squared distance between the deformed points can be written as= [ + ( + ) ( )] 2.7
For small displacements , a Taylor expansion about the point x gives the absolute squared
distance as
= +
= + 2 + , , 2.8,
The squared distance between the original points can be written as= 2.9
The change in the squared distance can be written as
= 2 + , ,,= + +,= + +,= 2 2.10,
Where are the strain tensor components, and are defined as
= 12 + + 2.11
For 1, the second term in equation (2.11) can be neglected, and the resultant tensor is
Chapter. 2 : Strain Technology
40
= 12 + 2.12
Therefore, the strain tensor is analogous to the stress tensor and can be written as
= 2.13
The diagonal terms are the normal strains in the directions X, Y, and Z respectively. While the
off-diagonal terms are equal to one half of the engineering shear strain.
The strain components in three dimensions can be written as
= , = = 12 += , = = 12 += , = = 12 +
2.14
Where u, v and w are the displacements in the X, Y and Z directions, respectively [4].
1.3 Stress-Strain Relationship
Stress and strain are linked in elastic media by a stress-strain or constitutive relationship.
This relation between stress and strain was first identified by Robert Hook. For Hookean elastic
solid, the stress tensor is linearly proportional to the strain tensor over a specific range of
deformation. The most general linear relationship between the stress and strain tensors can be
written as= 2.15
Where is a fourth-order elastic stiffness tensor with 81 (3 ) elements.
However, due to the symmetries involved for the stress and strain tensors under
equilibrium, is reduced to a tensor of 36 elements. To simplify the notations, the stress and
strain tensors can be written as vectors using the contracted notations. First the off-diagonal strain
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terms are converted to engineering shear strains (The off-diagonal terms are equal to one-half of
the engineering shear strain).2 22 22 2 = 2.16
Where is the engineering shear strain.
The resulting matrix is no longer a tensor because it doesn’t follow the coordinate-transformation
rules. Then the elements are renumbered as the following
=
= 2.17
The relationship between the stress vector and the strain vector can be written as
= 2.18
The material property matrix with all of the elastic tensor constants (C’s) is known as the stiffness
matrix. The inverse of the stiffness matrix is called compliance matrix, S, where = [5]-[6].
The compliance matrix is written as
= 2.19
for linear elastic isotropic materials where the physical properties are independent of direction.
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Therefore, Hooke’s law takes on a simple form involving only two independent variables [7]. In
stiffness form, Hooke’s law for the isotropic medium is
= (1 + )(1 2 )
1
000
1 000
1 000
00012 00
000012 0
0000012
2.20
where E is the Young’s modulus. v is the Poisson’s ratio, which is defined as the ratio of
transverse to longitudinal strains of a loaded specimen.
For anisotropic materials such as cubic crystals (i.e. Si, and Ge crystals), in which their
elastic properties are direction dependent. It is possible to simplify Hook’s law by considerations
of cubic symmetry. If the X, Y, and Z axes coincide with the [100], [010], and [001] directions in
the cubic crystal, respectively, then Hooke’s law in stiffness form can be written as
= 0 0 00 0 00 0 0
0 0 00 0 00 0 00 00 00 0
2.21
For cubic crystals, the compliance-stiffness constants relationships are given by
= +( )( + 2 ) 2.22= ( )( + 2 ) 2.23
= 1 2.24
= +( )( + 2 ) 2.25= ( )( + 2 ) 2.26= 1 2.27
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The stiffness and compliance coefficients for Si and Ge are listed in Table 3.
C11 C12 C44 S11 S12 S44
Si 165.64 63.94 79.51 0.7691 -0.2142 1.2577
Ge 128.7 47.7 66.7 0.9718 -0.2628 1.499
Table 3: The elastic compliance coefficients Cij [GPa], and the elastic stiffness coefficients Sij [10 12
m2.N-1] values for Si and Ge.
1.4 Young’s Modulus
Young’s Modulus, E, is defined as the ratio of elastic stress to strain. It is a measure of the
material’s resistance to elastic deformation. The value of Young’s modulus, E, depends on the
direction of the applied force (anisotropic). For an arbitrary crystallographic direction, E can be
written as:
= S 2 S S 12 S ( + + ) 2.28
where S are the elastic compliance constants. , , and are the direction cosines of the applied
force with respect to the crystallographic axis [8].
The following are the measured values for the modulus E in silicon at room temperature for
different directions of the applied force [9]-[10].
[ ] = 1 = 131 GPa 2.29
[ ] = 4(2 + 2 + ) = 169 GPa 2.30
[ ] = 3( + 2 + ) = 187 GPa 2.31
Where, E[100], E[110], and E[111] are the Young’s modulus that corresponds to the applied forces
along the directions [100], [110] and [111], respectively.
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1.5 Miller Indices (hkl)
The orientations and properties of the surface crystal planes are important. Since
semiconductor devices are built on or near the semiconductor surface. A convenient method of
defining the various planes in a crystal is to use Miller indices [11]. Miller indices are a symbolic
vector representation in crystallography for the orientation of an atomic plane in a crystal lattice
and are defined as the reciprocals of the fractional intercepts which the plane makes with the
crystallographic axes, and denoted as h, k and l. The direction [hkl] defines a vector direction
normal to surface of a particular plane or facet. Fig.27 shows the Miller indices of three
important planes in a cubic crystal [12].
Fig.27: Miller indices of three important planes in a cubic crystal.
1.6 Coordinate Transformation
It is often useful to know the stress tensor in the crystallographic coordinate system for a
stress applied along a general direction with respect to the crystallographic coordinate system
[13]. A stress applied in a generalized direction [ , , ] can be transformed to stress in the
crystallographic coordinate system [ , , ] using the following transformation matrix, U
= 0 2.32
Where is the polar angle, and is the azimuthal angle of the applied stress direction relative to
the crystallographic coordinate system as shown in Fig.28.
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The stress in the crystallographic coordinate system is given by= . . 2.33
Where is the stress applied in a generalized coordinate system.
Fig.28: Stress direction [x’,y’,z’] relative to the crystallographic coordinate system [x,y,z].
2. Piezoresistivity
Piezoresistance is defined as the change in electrical resistance of a solid when subjected
to stress. The piezoresistance coefficients ( ) that relate the piezoresistivity and stress are
defined by= / 2.34
Where R is the original resistance that is related to semiconductor sample dimension by =
where is the resistivity l, w, and h are the length, the width, and the height of the sample
respectively. is the applied mechanical stress.
The ratio
x
y
z
’[x’,y’,z’]
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= + 2.35
The first three terms of equation (2.35) represent the geometrical change of the sample
under stress, and the last term is the resistivity dependence on stress. For most
semiconductors, the stress-induced resistivity change is much larger than the geometrical change-
induced resistance change, therefore, the resistivity change by stress is the determinant factor of
the piezorestivity.
The resistivity change, , is connected to stress by a fourth-rank tensor , and is given by
= , 2.36
In the vector form we can rewrite as , where i=1,2,…,6. Therefore, equation (2.36) can
be written as
= 2.37
Where is a 6×6 matrix.
For a cubic crystals such as Si, has only three independent elements due to the cubic
symmetry.
= 0 0 00 0 00 0 0
0 0 00 0 00 0 00 00 00 0
2.38
Where describes the piezoresistive effect for stress along the principal crystal axis
(longitudinal piezoresistive effect). describes the piezoresistive effect for stress directed
perpendicular to the principal crystal axis (transverse piezoresistive effect). describes the
piezoresistive effect on an out-of-plane electric field by the change of the in-plane current
induced by in-plane shear stress [14] [15].
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3. Element of Bulk Si and Ge
Si and Ge are elements of group IV with four electrons in the outermost shell, and they
have diamond lattice structure, where each atom is surrounded by four equidistant nearest
neighbors which lie at the corners of a tetrahedron. The unit cell can be considered as two
interpenetrating face-centered cubic (fcc) lattices separated by a/4 along each axis of the cell,
where, a, is the lattice constant as shown in Fig.29. At 300K, the lattice constants of Si and Ge
are 5.431 Å and 5.6575 Å, respectively [9].
The first Brillouin zone represents the central (Wigner-Seitz) cell of the reciprocal lattice.
It contains all points nearest to the enclosed reciprocal lattice point. The first Brillouin zone for
cubic semiconductors is a truncated octahedron. It has fourteen plane faces; six square faces
along the <100> directions and eight hexagonal faces along the <111> directions. The coordinate
axes of the Brillouin zone are the wave vectors of the plane waves corresponding to the Bloch
states (electrons) or vibration modes (phonons). The points and directions of symmetry are
conventionally denoted by Greek letters, as shown in Fig.29. The zone center is called the
point (k=0), the directions <100>, <110>, and <111> are called, respectively, , , and
directions and their intersections with the zone boundaries are called, X, K and L points
respectively [12].
Fig.29 : Structure of the fcc crystal lattice (left), and the first Brillouin zone of the fcc lattice (right).
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3.1 Energy Band Structure
Band structure is one of the most important concepts in solid state physics, it describes the
variation of energy, E, with the wave vector, k. The band of filled or bonding states is called the
valence band. The band of empty or anti-bonding states is called the conduction band. The
highest energy occupied states are separated from the lowest energy unoccupied states by an
energy region containing no states known as the bandgap. The energy difference between the top
of the valence band and the bottom of the conduction band is, Eg, the bandgap energy.
Si and Ge are indirect gap semiconductor materials. The conduction band minima of
silicon is a six-fold degenerate, and located close to the X point at 0.85 / in the <100>
direction. The valence band maximum is located at the G-point and it consists of light hole (LH),
heavy hole (HH), and spin-orbit (SO) hole bands. The LH and HH bands are degenerate at the G-
point while the SO has 44 meV split from the others bands. In contrast, Germanium has a smaller
band gap than Silicon and a higher atomic mass. The Ge conduction band minima is a four-fold
degenerate, and located at the L-point along the <111> direction on the first Brillouin zone
boundary. The energy band diagram of Si and Ge are shown in Fig.30. At 300 K, the indirect
bandgap energy for Si and Ge are 1.12 eV and 0.664 eV, respectively [16] [17].
Fig.30 : Electronic band-structure of Si and Ge calculated by Pseudopotential method.
Wave Vector K Wave Vector K
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3.2 Calculation of Energy Bands
A wide range of techniques have been employed to calculate the energy band dispersion
curves of semiconductor materials. The most frequently used methods are the orthogonalized
plane-wave method (OPW), the pseudopotential method and the k.p method.
From quantum mechanics, Schrödinger equation can be solved by expanding the
eigenfunction in terms of a complete basis function and developing a matrix eigenvalue equation.
A plane wave basis can be used to do so, but it has a difficulty because many plane waves are
needed to describe the problem adequately. The OPW method has been proposed by Herring in
1940 [18]. It is an approach to avoid having to deal with a very large number of plane wave
states. The basic idea is that the valence and conduction band states are orthogonal to the core
states of the crystal, and this fact should be utilized in the selection of the plane wave, resulting in
a reduced number of plane wave states used in solving the problem.
The pseudopotential method and the k.p method for calculating the band structure will be
discussed in details in the following sections.
3.2.1 The Pseudopotential Method
The pseudopotential method is a technique to solve for band structures of semiconductors.
This method makes use of the information that the valence and conduction band states are
orthogonal to the core states. In addition to that, this method uses empirical parameters known as
pseudopotentials to solve the Schrödinger equation in the one-electron approximation [19]:
2 + ( ) ( ) = ( ) 2.39
Assuming that the electrons wave functions of the core states and their energies are given by
and respectively. We then have= [ + ( )] = | 2.40
Where
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= 2 2.41
The orthogonality condition is given by= 0 2.42
this equation is called the orthogonalized plane wave.
The orthogonality condition is satisfied when we choose the wave function given by, = , | 2.43
by substituting this equation into equation (2.39) we have
| | = | | 2.44
Then, the following relation is obtained| + [ ]| = | 2.45
Equation (2.44) can be written as follows[ + ( )]| = E | 2.46
Or[ + ( ) + ( )]| = | 2.47
Where( ) = [ ]| 2.48
There exists an inequality relation between the energies of the core states and the energies of
the valence and conduction bands , which is given by
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> 2.49
Thus, > 0 2.50
Therefore equation (2.45) can be written as[ + ( )]| = | 2.51( ) = ( ) + ( ) 2.52
Where ( ) is called the pseudopotential, which is periodic and can be expanded by Fourier
series as follows
(r) = e . 2.53
where are the Fourier coefficients, and they are given by
= 1 ( ) . 2.54
maybe chosen so that the potential is expressed with a small number of the
Fourier coefficients , and therefore, the small values of can be neglected.
By using the empirical pseudopotential method, the Fourier coefficients of ( ) are
empirically chosen so that the shape of the critical points and their energies are in good
agreement with experimental observation. The energy band calculations based on the empirical
pseudopotential method takes into account as few pseudopotentials ( ) as possible, and use
the Bloch functions of the free-electron bands for the wave functions | .
The energy bands are obtained by solving the equation:
2 + ( ) | ( ) = | ( ) 2.55
Where| = e . 2.56
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Substituting equation (2.53) and equation (2.50) in equation (2.52), then the energy band
structures are given by the following eigenvalue equation:
2 + e . e . = e . 2.57
To obtain the eigenvalues and eigenfunctions of the above equation, we define the following= + ( ) 2.58
Equation 2.54 becomes:| + = | + 2.59
Where| + = e . 2.60
Then the solutions are obtained by solving the determinate| + + , = 0 2.61
3.2.2 The k.p Method
The k.p method starts with the known form of the band structure problem at the edges,
and using the perturbation theory to study wave functions according to the crystal symmetry, so
that band structures away from the highly symmetry points in k space can be obtained.
Additionally, using this method one can obtain analytic expressions for band dispersion and
effective masses around high-symmetry points [20] [21].
Assuming that the eigenvalues and Bloch functions are known for a semiconductor with a
band edge at k0 (k0 is at position -point = [000] in the Brillouin zone). The Schrödinger equation
for a one-electron system is given by
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2 + ( ) , = , 2.62
Where ( ) is the potential energy with the lattice periodicity, , is the wave function, and
is the total energy.
The solution of equation (2.62) is given by the Bloch function, = , e . 2.63
Where k , r is a function of the lattice periodicity for band index n.
Substituting the Bloch function into equation (2.62), and using the following relations [22], = , + e . , 2.64
, = , + 2 e . , + e . ,= e . + 2 . + , 2.65
By using the relation P = i for the momentum operator, equation (2.62) becomes
2 + ( ) , e . = + 2 + ( ) ,
= e . 2 + . P + , 2.66
The secular equation is represented by, e . , e . = 0 2.67
Therefore, the eigenvalue determinant becomes
2 + E + . ( ) = 0 2.68
Where is the momentum matrix element between the different bandedges states, and is
given by
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= , , 2.69
is non zero only for certain symmetries of , and , , hence reducing the
number of independent parameters.
The k.p description of the non degenerate bands (i.e., conduction bandedge or the split-off
band in the valence band for the case of large spin-orbit coupling) can be done using the
perturbation theory to obtain the energy wave functions away from k0.
For k0=0, the Schrödinger equation for the perturbation Hamiltonian is given by( + H + H ) = 2.70
Where= P2m + V( ) 2.71
= . 2.72
= k2 2.73
And is the central part of the Bloch functions .
In the perturbation approach H0 is a zero order term in , H1 is a first order term in , and H2 is a
second order term in .
To zero order, we have= 2.74= (0) 2.75
To first order perturbation we have
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= + . 0| | 0(0) (0) 2.76
= (0) + . 0| | 0 2.77
For crystals with inversion symmetry such as Si and Ge, the states | 0 or will have
inversion symmetry, therefore, the first order matrix elements vanish because P has an odd parity.
For the second order, the energy is given by
= (0) + k2 + | n 0| | 0 |(0) (0) 2.78
Equation 2.78 can be expressed in terms of the effective mass as follows
= (0) + ,, . 2.79
Where
, = + 2 0| | 0 0 0(0) (0) 2.80
This equation is valid for conduction bandedge and the split-off bands. For the valence band,
keeping only the valence bandedge bands in the summation, then the energy eigenvalue can be
expressed as
= (0) + 2 2.81
With1 = 1 + 2 13 2 + 1+ 2.82
Where is the energy gap at the zone center, and is the HH-SO (Split-Orbit) band separation.
For the Split-off band the energy eigenvalue is given by
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= 2 2.83
Where1 = 1 + 23 ( + ) 2.84
The HH valence band structure is that of a free-electron, therefore, the effective mass is the same
as free-electron mass, and is given by= 2 2.85
and the light-hole band structure is given by
= 2 2.86
Where1 = 1 + 43 2.87
4. Impact of Strain
4.1 Crystal Symmetry
Due to the communication between symmetry operations and the crystal Hamiltonian,
crystal symmetry determines the symmetry of the band structure. Therefore, straining the silicon
lattice will reduce the crystal symmetry and change the inter-atomic spacing. The breaking of the
crystal symmetry also causes band warping from symmetry restrictions. When the band structure
of a material is changed, many material properties are altered including band gap, effective mass,
carrier scattering, and mobility. Associated modifications in the electronic band structure and
density of states contribute to changes in carrier mobility through modulated effective transport
masses [23].
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4.2 Band Structure and Band Alignment
The impact of biaxial strain on the band structure of a semiconductor can be discussed in
two parts; hydrostatic strain (due to the fractional volume change), and uniaxial strain. The
hydrostatic component leads to an energy band shift, and a change of the bandgap, while the
uniaxial strain component splits the degeneracy of the conduction and valence bands but it has no
effects on the average band energy. Under biaxial compressive strain, the six-fold degenerate Si
conduction band energy ( 6) is splitted. The [001] conduction bands (two-fold degenerate 2
bands) move up in energy, while the [100] and [010] conduction bands (four-fold degenerate 4
bands) move down in energy. On the contrary, under biaxial tensile strain, the [001] conduction
bands (two-fold degenerate 2 bands) move down in energy, while the [100] and [010]
conduction bands (four-fold degenerate 4 bands) move up in energy. This splitting of
degeneracy in the conduction band reduces the conductivity effective mass and suppresses
intervalley scattering, hence enhancing the transport properties. The impact of compressive and
tensile strains on the conduction band energy is illustrated in Fig.31.
Fig.31 : Schematic representation of the effects of hydrostatic and uniaxial stress on the conduction band
energy in Si for tensile and compressive strains.
Regarding the valence band, the biaxial tensile strain splits the top of the valence band,
with the heavy hole (HH) moving down in energy and the light hole (LH) being raised in energy.
In contrast, biaxial compressive strain splits the top of the valence band, with the light hole (LH)
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moving down in energy and the heavy hole (HH) being raised in energy, thereby reducing both
intersubband and intrasubband scattering. The impact of compressive and tensile strains on the
valence band energy is illustrated in Fig.32.
Fig.32: Schematic representation of the effects of hydrostatic and uniaxial stress on the valence band
energy in Si for tensile and compressive strains.
The k.p method incorporated with Bir-Pikus strain Hamiltonian is used to calculate strain
effect on band structures by introducing an additional perturbation term into the unstrained
potential [24]. Therefore, the total Hamiltonian is given by= . + 2.88
Where
. = ( )2 + 2 2.89
and = + 2.90
Where and are the dilation and uniaxial deformation potentials at the Si conduction
bandedge required for symmetry considerations, is the trace strain tensor, ( ) is the
longitudinal (transverse) strain component (along [001], = , and = + ), and( ) is the longitudinal (transverse) effective mass.
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The general form of the strain-induced energy change in the energy of carrier bands in silicon is
given by
, = ( + + ) + 2.91
, = ( + + ) ± E 2.92
E = 2 (( ) + ( ) + ( ) ) + ( + + ) 2.93
Where, a, b, and d are deformation potentials that correspond to the model, i corresponds to the
carrier band number, and are the components of the strain tensor in the crystal coordinate
system. The final value of the change in the energy band can be calculated by averaging the
energy changes in all the sub-bands. The expression for the change in energy can be summarized
as:
= 1 , 2.94
= 1 , 2.95
where and are the number of subvalleys considered in the conduction and valence bands,
respectively, and =300K [25].
4.3 Mobility Enhancement
To understand the effect of strain on mobility, the simple qualitative Drude model of
electrical conduction which explains the transport properties of electrons in materials dictates that
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= 2.96
Where is the carrier mobility, is the scattering time, and is the conductivity effective mass.
Therefore, the mobility improvement in strained silicon takes place mainly due to the reduction
of the carrier conductivity effective mass, and the reduction in the intervalley phonon scattering
rates.
The conduction band of unstrained bulk silicon has six equivalent valleys along the <100>
direction of the Brilloun zone, and the constant energy surface is ellipsoidal with the transverse
effective mass, mt = 0.19m0, and the longitudinal effective mass, ml = 0.916m0, where m0 is the
free electron mass [26]. If biaxial tensile strain is applied, the degeneracy between the four in-plane
valleys ( 4) and the two out-of-plane valleys ( 2) is broken as shown in Fig.31. As a
consequence, the electrons prefer to populate the lower valleys, which are energetically favored.
This results in an increased electron’s mobility via a reduced in-plane and increased out-of-plane
electron conductivity mass. In addition to that, electron scattering is also reduced due to the
conduction valleys splitting into two sets of energy levels, which lowers the rate of intervalley
phonon scattering. Therefore, if the optimum strain is applied, both reductions in scattering rate
and in effective mass will contribute to the electron mobility enhancement. The stress-induced
electron mobility enhancement is given by
= 1 + 11 + 2 ( , )( ) 1 2.97
Where is electron mobility without the strain, and are the electron longitudinal and
transverse masses in the subvalley, respectively, and , are the change in the energy of the
unstrained and the strained carrier sub-valleys, is the quasi-Fermi level of electrons. The index
i corresponds to a direction (for example, is the electron mobility in the direction of the x-axis
of the crystal system and, therefore, , should correspond to the two-fold subvalley along the
x-axis) [27].
For holes, the valence band structure of silicon is more complex than the conduction band.
For unstrained silicon at room temperature, holes occupy the top two bands: the heavy and light
hole bands. Applying strain, the hole effective mass becomes highly anisotropic due to band
warping, and the energy levels become mixtures of the pure heavy, light, and split-off bands.
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Thus, the light and heavy hole bands lose their meaning, and holes increasingly occupy the top
band at higher strain due to the energy splitting. To achieve high hole’s mobility, a low in-plane
conductivity mass for the top band is required, in addition to that, a high density of states in the
top band and a sufficient band splitting to populate the top band are also required [25].
5. Strain Application Techniques
In the previous section it has been shown that the introduction of a compressive and/or
tensile strain in the Si substrate can improve the mobility of both carrier types. Therefore, this
provides a very important way to modify and enhance the electrical properties of Si through
proper design, implementation, and control of strain in the active layers. Consequently, various
methods and approaches have been proposed to induce the desired strain in electronic devices,
such as “Global strain” through SiGe epitaxial processes [28] [29], “Local strain” using specially
engineered high tensile films [29] and “Mechanical strain” by mechanically bending the wafer
post fabrication[30] [31]. The different strain generation methods will be discussed in details.
5.1 Global Strain Approach
Global strain on wafer level is mostly induced by the epitaxial growth of Si1-x Gex and Si
layers. Because the lattice parameter of Si1-xGex (0 x 1) alloys varies between 0.5431 A0 for
Si (x=0) and 0.5657 A0 for Ge (x=1), tensile strain is induced in a silicon layer epitaxially grown
on top of the SiGe layer. And compressive strain is induced in the SiGe layer epitaxially grown
on top of a Si layer as shown in Fig.33. In this technology the degree of strain is controlled by
changing the content of Ge in the Si1 xGex layer, or by changing the thickness of the strained Si
layer. In both cases the strain is in the plane of the layer ( = = ||), but this strain also
produces a perpendicular strain, resulting in a tetragonal distortion of the lattice.
The strains are connected through the isotropic elasticity theory as
= 21 || 2.98
Where v is the Poisson’s ratio.
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The tetragonal distortion produced by the perpendicular strain results in a parallel lattice
constant, and is given by
|| = 1 + 1 + 2.99
Where a is the Si lattice constant, f is the misfit between the two layers, h is the Si layer
thickness, h is the SiGe layer thickness and G , G are the shear moduli of Si and SiGe
respectively.
(a) (b)
Fig.33: (a) A schematic diagram of the bulk lattice of a thin Si1 xGex film to be grown on top of a thin
bulk silicon layer with the top Si1 xGex film being compressively strained. (b) A schematic diagram of the
bulk lattice of Si film to be grown on top of a bulk Si1 xGex film with the top Si film being tensile strained.
The misfit f between the two layers is defined as= a aa = 4.17% 2.100
In equilibrium, the in-plane strain in the Si layer and SiGe layer are related together by the
relation
Si
SiGe
SiGe
Si
Si
Strained
SiGe
SiGe
Strained
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|| = || 2.101
Under appropriate growth conditions, good quality layers of crystalline Si1-xGex alloys on
Si substrates can be grown. If the SiGe thickness remains below a critical thickness (hC), which
depends on the alloy composition and the growth temperature, a pseudomorphic Si1-xGex film can
be grown without the introduction of extended defects. If the Si1- xGex thickness exceeds the
critical thickness, or the substrate is exposed to sufficiently high temperatures for long period of
time, at which the pseudomorphically grown layer is no longer thermodynamically stable, the
lattice constant relaxes to its original value. This means that the strain in the Si1- xGex layer will
be relaxed and misfit dislocations will generate at the Si/ Si1- xGex interface. Thus, the Si1- xGex/Si
strained heterostructures are limited in thickness and stability.
Various models have been developed to predict the critical thickness for which the
epitaxial strain layer can be grown. Van der Merwe produced a thermodynamic equilibrium
model by minimizing the total energy of a system with the generation of a periodic array of
dislocations. In his model the critical thickness is when the strain energy equals the interface
energy, and is given by1916 1 +1 2.102
Where b is the magnitude of the Burger’s vector. For a bulk Si substrate b=0.4 nm, and in general= / 2, where a is the lattice constant of the relaxed substrate.
Matthews and Blackeslee have proposed in their model that the critical thickness is when
the misfit stress on an existing threading dislocation equals the line tension of the dislocation, or
equivalently, when a dislocation half-loop is stable against the misfit stress. The critical thickness
according to Matthews and Blackeslee model is given by
= 18 1|| 1(1 + ) 4 2.103
Where is the angle between the dislocation line and the Burgers vector, is the angle between
the Burgers vector and the direction in the interface normal to the dislocation line, v is the
Poisson’s ratio, and || is the in-plane strain.
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However, it was verified that Van der Merwe model and Matthews and Blackeslee model
calculations were not consistent with the experimental data of the critical thickness, and if epitaxy
conditions are carefully controlled, then a Si1-xGex layer with thickness above (hC) could be
grown. The simplicity of these models, as well, not taking in consideration the nucleation,
propagation, and interaction of dislocations in their calculation were the reasons for the models
failure. Afterwards, more accurate results were proposed by People and Bean. In their model they
tried to explain the metastable critical thickness (hc,MS) through a nonequilibrium approach.
According to their model, the metastable critical thickness is defined as the film thickness at
which its strain energy density becomes greater than the self-energy of an isolated screw
dislocation, and is given by
, = 16 2 1 || 11 + , 2.104
In Fig.34 the equilibrium (stable) and metastable values of critical thicknesses are plotted
versus the Ge content, x, of a Si1-xGex epitaxial layer grown on a Si substrate. As shown in the
figure, increasing the Ge content will increase the strain in the SiGe layer, and thus the critical
thickness decreases.
Even though the global strain approach described above has the advantage that it is wafer-
level and the transistor fabrication process requires little or no change, it suffers from several
process integration issues. The presence of Ge modifies dopants diffusion and changes thermal
conductivity of the substrate. The relaxation of SiGe via misfit dislocation formation and thermal
processing during the fabrication steps causes degradation of the device performance. Moreover,
the growth of a thick SiGe strain-relaxed buffer can be costly [32].
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Fig.34 : The equilibrium and metastable critical thickness versus Ge content for pseudomorphic Si1 xGex
layers grown on bulk silicon substrate.
5.2 Local Strain Approach
A second technique for introducing strain in semiconductor devices is the use of a tensile
and/or compressive strain layer. In this approach, either uniaxial or biaxial strain is created
through the device fabrication process using strain layers such as silicon dioxide (SiO2), and
silicon nitride (Si3N4). In this technique, strain develops primarily during the deposition process
and consists of two components: the intrinsic strain and the extrinsic strain. The intrinsic strain is
the component of strain in the layer caused by the deposition process itself. Processing conditions
such as temperature, thickness, pressure, deposition power, reactant and impurity concentrations,
are important factors in determining the magnitude and strain type (i.e. compressive or tensile).
The extrinsic strain is the component of strain caused by a change in the external
conditions on the wafer. The thermal expansion coefficient of materials like SiO2, and Si3N4
layers are different from the silicon substrate thermal coefficient. Therefore, when the
temperature changes, the layer and substrate try to expand or contract by different amounts.
Because the substrate and the stress layer are bound together, a stress will develop in both the
layer and the substrate. Since layers are typically deposited above room temperature, the process
of cooling after deposition will introduce a thermal component of strain. So, after deposition, the
film tends to back to its initial state by shrinking if it was stretched earlier, thus creating
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compressive intrinsic stress, and similarly tensile intrinsic stress if it was compressed during
deposition.
The thermal expansion coefficient, , is defined as the rate of change of strain with temperature, and
is given by= 2.105
Therefore, the thermal strain, , induced by a variation in temperature is given by= T 2.106
The intrinsic stress generated can be quantified by Stoney’s equation by relating the stress to the
substrate curvature as
= 6(1 ) 2.107
where E
Si Si
are Young’s modulus and Poisson’s ratio of Silicon, h
Si
and h
f
are substrate and
film thickness, and R is the radius of curvature of the substrate [33] [34].
The local strain approach through using tensile and/or compressive strain nitride layer has
been used to optimize NMOSFET and PMOSFET devices on the same wafer independently by
applying different levels of strain as shown in Fig.35 [35]. More than 2 GPa of tensile stress and
more than 2.5 GPa of compressive stress have been developed through controlling the growth
conditions of Si3N4 layers [36].
Fig.35 : TEM micrographs of 45-nm n-type MOSFET with nitride-capping film with a large tensile stress
[35].
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As well, IBM, AMD and Fujitsu [37] [38] have reported a CMOS architecture in which
longitudinal uniaxial tensile and compressive stress in the Si channel have been created. In this
approach, the process flow consist of a uniform deposition of a highly tensile Si3N4 liner post
silicidation over the entire wafer, followed by patterning and etching the film over the p-channel
transistors. Next, a highly compressive Si3N4 layer is deposited, and this film is patterned and
etched from n-channel regions. The advantages of this technique over the epitaxial SiGe
technique, that the Dual Stress Liner (DSL) approach reduces the process complexity and
integration issues. In addition, it simultaneously improves both n- and p-channel transistors. The
local strain approach through using SiO2 and Si3N4 strain layers in the collector region will be
presented in chapter 4.
5.3 Mechanical Strain Approach
The third technique of introducing strain into the transistors is through external
mechanical stress post fabrication. In this approach, the strain is engendered into the Si either
through direct mechanical bending of the Si wafer, or by bending a packaged substrate with a Si
chip glued firmly onto its surface. One method used to apply external mechanical strain on the Si
wafer is shown in Fig.36 [30]-[31]. This technique is an extremely low-cost technique, and it
allows the reversible application of either compressive or tensile strain. However, this technique
is interesting for experimental study but cannot be used for practical applications.
Fig.36 : Schematic diagram of the externally applied mechanical stress on the Si (100) wafer.
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6. Conclusion
Strained-Si technology enables improvements in electronic devices performance and
functionality via replacement of the bulk crystalline-Si substrate with a strained-Si substrate.
Mechanical strain reduces the crystal symmetry and changes the inter-atomic spacing. In addition
to that, mechanical strain causes band warping from symmetry restrictions, and induces a change
in the band structure. When the band structure of a material is changed, many material properties
are altered including band gap, effective mass, carrier scattering, and mobility. Strain can be
generated as “global strain” on the wafer level by the growth of SiGe and Si layers, or as “local
strain” on the transistor through the device fabrication process by using strain layers or as
“mechanical strain” by mechanically bending the wafer post fabrication. Therefore, a profound
knowledge and deep understanding of strain physics and strain application techniques are
required to achieve the maximum benefit of applying strain technology on standard bipolar
devices.
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CHAPTER 3
TCAD Simulation & Modeling
1. Introduction
Technology Computer-Aided Design (TCAD) refers to the use of computer simulations to
develop and optimize semiconductor processing technologies and devices. TCAD simulation and
modeling can be used to predict the device performance and expedite the device
development/optimization process for new technology. As well, it greatly enhances the learning
process through providing a remarkable physical insight into what real integrated circuits
structures look like. The Sentaurus TCAD platform provides a comprehensive capability to
simulate detailed and realistic process structures for subsequent electrical analysis by Sentaurus
Device and it provides tools for interconnect modeling and extraction that supply critical parasitic
information for optimizing chip performance [1].
TCAD modeling is used to design, analyze, and optimize semiconductor technologies and
devices with fundamental and accurate models. The use of TCAD in semiconductor
manufacturing and development of new technologies is two-fold: Process simulation and Device
simulation. Process simulation models the complex flow of semiconductor fabrication steps and
ends up with detailed information on geometric shape and doping profile distribution of a
semiconductor device. The device simulation uses the information of the process simulation as
the input file to calculate the characteristics of semiconductor devices and parameters extraction.
This provides a useful way of studying the effects of process parameters on the device
performance and both the device structure and the fabrication process can thus be optimized.
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However, TCAD process and device simulation tools play a critical role in advanced technology
development by giving insight into the relationships between processing choices and nanoscale
device performance that cannot be obtained from measurements tools alone. The TCAD process
and device simulation tools support a broad range of applications such as CMOS, power,
memory, image sensors, solar cells, bipolar, and analog/RF devices. A complete TCAD
simulation involves the following steps:
• Virtual fabrication of the device using a process simulator or a device editor.
• Creation of a mesh suitable for device simulation.
• Device simulation that solves the equations describing the device behavior.
• Post processing i.e, generation of figures and plots.
The conventional role of TCAD simulation and modeling in integrated circuit devices processing
is illustrated in Fig.37 [1][2]. In what follows, process simulation and device simulation will be
discussed in more details.
Fig.37: The conventional role of TCAD simulation and modeling in integrated circuit devices processing.
2. Process Simulation
The behavior and properties of all semiconductor devices are defined by their three
geometrical dimensions and concentration profile of impurities. The main goal of process
simulation is to model a virtual device with geometry and properties identical with the real
structure. Sentaurus TCAD process is an advanced, complete, and highly flexible multi-
dimensional process simulator for developing and optimizing silicon and compound
semiconductor process technologies. It offers unique predictive capabilities for modern silicon
and non-silicon technologies, when properly calibrated to a wide range of the latest experimental
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data using proven calibration methodology. It uses powerful numerical algorithms that simulate
process steps like implantation, diffusion and dopant activation, etching, deposition, oxidation,
and epitaxial growth in different semiconductor materials with efficient meshing for robust and
stable simulation. The fabrication of integrated circuit devices requires a series of processing
steps called a process flow. A process flow is simulated by issuing a sequence of commands that
corresponds to the individual process steps. Also process conditions like the ambient chemical
composition, temperature, pressure, etc. during individual fabrication steps can be controlled. In
addition, several control commands allow selecting physical models and parameters, grid
strategies, and graphical output preferences. The final output is a 2D or 3D device structure
which can be used for device simulation. The major processing steps involved in the
manufacturing of integrated circuit devices are shown in Fig.38. Each of these steps contain
numerous possible variations in process controls, and may take several weeks to complete [1][3].
Fig.38: Major process steps involved in the manufacturing of integrated circuit devices.
The TCAD modeling input commands of individual steps make accessible all parameters
which characterize the real fabrication processes. In this work TCAD process simulation tools
have been used to build the device structures and to calculate the associated mechanical strain
generated inside the device due to applying strain engineering technology (i.e. “Global” and
“Local” strain techniques), using elastic anisotropic model. The major processing steps in the
fabrication process of BJT/HBT devices used in this study will be described, namely deposition,
etching, diffusion, oxidation, and mechanical stress computation.
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2.1 Deposition
Deposition is the process of growing different layers (insulators, metals, poly Si). The
deposition may be isotropic, anisotropic, polygonal (deposition according to a user-supplied
polygon), and fill step (fill of the structure with a specific material up to a specific coordinate).
The thickness of a deposited layer is defined by the mask, the growth rate, and the deposition
time. As the simulated region (volume) is changed, remeshing of the analyzed structure is
required. The model parameters and local deposition rates can be specified to construct a
geometry which is similar to the one observed in reality. In addition, fields such as stress,
pressure, and dopants can be initialized in the deposited layers. With isotropic deposition process,
it is possible to specify piecewise linear field values as a function of deposited depth.
2.2 Etching
Etching is the process of removing a material which is in contact with gas. The etching
process may be isotropic, anisotropic, directional, Polygonal (Etch according to a user-supplied
polygon), Fourier (Angle-dependent etching where etch rate is a cosine expansion of the etching
angle), Crystallographic (Angle-dependent etching where etch rate is dependent on the
crystallographic direction), and Chemical-mechanical planarization. In general, etching
technology consists of both dry and wet etch methods. Dry etching methods include plasma
etching, reactive ion etching, sputtering, ion beam etching, and reactive ion beam etching, while
wet etching is liquid chemical etching. In Sentaurus TCAD simulator a set of geometry
operations is provided which allows defining local etching rates that can be used to approximate
the modifications of the structure. During the etching process the thickness of etched layer is
defined by the mask, etching rate and etching time. Etch stop and selected material removal can
be defined in TCAD simulator.
Sentaurus TCAD MGOALS library can be used to perform etching and deposition
operations both in 2D and 3D. The MGOALS library operation can be summarized as follows:
Analyzing the starting structure for the interfaces that will be changed during the
operation.
Performing the geometry-changing operations.
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Remeshing the entire structure, so that nodes in the silicon region are retained as much as
possible in their original locations to minimize the interpolation errors.
2.3 Diffusion
Dopant redistribution is caused by dopant and point defect diffusion as a result of
chemical reactions at the interfaces and inside the layers, convective dopant transport due to
internal electrical fields and material flow, and moving material interfaces when the substrate is
under high temperature process. Diffusion is a high temperature process of diffusion of impurities
due to the existing concentration gradient, which depends on temperature, time of diffusion, and
boundary conditions characterizing the interface concentration of diffusion species at the Si
substrate and gas interface. Sentaurus TCAD simulator includes various physical models with
different levels of complexity depending on the type of impurity, point defects and electric field
effects. For example, the simplest constant diffusion model neglects the interactions between the
dopants and point defects. The pair diffusion model assumes that the gradient of dopant
concentration and dopant-defect pairs with the electric field are the driving force of diffusion in
active Si regions predefined by the mask. To control the dopant diffusion through various
annealing cycles in the fabrication process, the temperature budget should be minimized to ensure
very steep and shallow doping profiles for miniaturized structures and devices.
2.4 Oxidation
Oxidation is the process of growth of thermal silicon dioxide (SiO2) at the silicon surface.
This process depends on temperature, time, and oxidation ambient which characterize the
diffusion of oxidants from the gas-oxide interface to Si-SiO2 interface, and its reaction with Si.
The ramping up and down temperature cycles with slow temperature changes procedure are used
to prevent structure damage due to the induced mechanical stresses and materials motion in the
structure caused by the thermal oxidation process, as a result of the thermal expansion
coefficients mismatch between SiO2 layer and silicon substrate, and the growth of oxide on top of
silicon substrate. The oxidation process has three steps:
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Diffusion of oxidants (H2O, O2) from the gas-oxide interface through the existing oxide to
the silicon-oxide interface.
Reaction of the oxidant with silicon to form new oxide.
Motion of materials due to the volume expansion, which is caused by the reaction
between silicon and oxide.
Various oxidation models are implemented in TCAD simulator. They differ in complexity
and coupling of the physical models involved. The oxidant diffusion equation is solved using the
generic partial differential equation solver of Sentaurus Process. The model we use in this work is
the default model which allows all materials to be simulated as nonlinear viscoelastics.
2.5 Mechanical Stress Computation
Mechanical stress plays an important role in the process simulation and modeling.
Mechanical stress modifies the bandgap energy, the carrier’s mobility, and can affect the
oxidation rates, which can alter the shapes of thermally grown oxide layers. Therefore, accurate
computation of mechanical stress is important especially with the continuous trend towards
designing process flows that produce the desired kinds of stress in the device to enhance the
device performance. In Sentaurus TCAD simulator, stress computation simulations are performed
in four distinct steps:
Define the mechanics equations; the equations used in Sentaurus Process are equations
that define force equilibrium in the quasistatic regime.
Define the boundary conditions for the mechanics equations.
Define the material properties; in this part the relationship between stresses and strains is
defined.
Define the mechanisms that drive the stresses; this is performed through intrinsic stresses,
thermal mismatch, material growth and lattice mismatch, and densification.
Stress is solved in all materials, and the parameters describing materials behavior are
included in the simulator’s parameters database. In this work, the elastic anisotropy model has
been used to calculate the associated mechanical stress with the fabrication process [3][4].
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3. Device Simulation
Device simulation and modeling simulates numerically the electrical behavior of
semiconductor structures by solving coupled, non-linear, partial differential equations that
describe the physics of the device performance. The main purposes of the device simulation are
to understand and to describe the physical processes in the interior of a device, and to make
reliable predictions of the behavior of the next-generation devices. The electrical characterization
includes static, time-dependent, large and small-signal frequency-dependent, electrical behavior,
and parameter extraction of the studied structures. The quality of the physical models and the
calibrated parameters used in the device simulation is very important for understanding the
physical mechanisms in semiconductor devices, and for reliable prediction of the device
characteristics. The input device structure typically comes from process simulation steps using
Sentaurus process, or through TCAD operations and process emulation steps with the aid of tools
like Sentaurus Structure Editor (SSE), or Mesh and Sentaurus Structure Editor. In device
simulation, a real semiconductor device, such as a transistor, is approximated by a virtual device
as a 2D or 3D structure whose physical properties are discretized onto a nonuniform mesh of
nodes. The geometry (grid) of the device contains a description of the various regions, that is,
boundaries, material types, the locations of any electrical contacts, and the locations of all the
discrete nodes and their connectivity. The data fields contain the properties of the device, such as
the doping profiles, in the form of data associated with the discrete nodes. By default, a device
simulated in 2D is assumed to have a thickness in the third dimension of 1 m [5].
Sentaurus TCAD device simulation allows for arbitrary combinations of transport
equations and physical models, which allows for the possibility to simulate all spectrums of
semiconductor devices, from power devices to deep submicron devices and sophisticated
heterostructures [1][4]. In the following, the formulation of physical models and equations used
in our structures device simulations will be described.
3.1 Basic Semiconductor Equations
The fundamental semiconductor equations that rule the semiconductor devices are
Poisson’s equation that solves the relationship between electrostatic potential and charge density,
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and charge carrier continuity equation that reflects the fact that sources and sinks of the
conduction current are fully compensated by the time variation of the mobile charge [6][7]. The
Poisson equation is given by. = 3.1
Where where is the electrical permittivity, is the electrostatic potential, and is the charge
density.
The charge density is given by= ( + ) 3.2
Where q is the elementary electronic charge, n and p are the electron and hole densities, is the
concentration of ionized donors, and is the concentration of ionized acceptors.
Therefore, Poisson’s equation can be written as. = ( + ) 3.3
The general equations for describing electron and hole transport in a semiconductor under non-
equilibrium conditions are the electron and hole continuity equations:
= R + 1 . 3.4
= R 1 . 3.5
Where Jn and Jp are the electron and hole current densities respectively, Gn and Gp are the
electron and hole generation rates (m 3s 1) due to external excitation, and Rn and Rp are the
electron and hole recombination rates.
The current densities can be expressed in terms of quasi-Fermi levels and and as= 3.6= 3.7
Where and are the electron and hole mobilities.
The quasi-Fermi levels are linked to the carrier concentrations and the potential through
Boltzmann approximations as
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= exp ( ) 3.8
= exp ( ) 3.9
Where is the effective intrinsic concentration and is the lattice temperature.
By substituting equations (3.8) and (3.9) into the current density expressions in equations (3.6)
and (3.7), we have the following relations
= [ ( )] 3.10
= [ ( )] 3.11
The final term accounts for the gradient in the effective carrier concentration, which takes into
account the band gap narrowing effect.
The effective electric fields can be defined as= + 3.12
= 3.13
Now, the conventional formulation of the current as the sum of a diffusion and drift term can be
written as= + 3.14= 3.15
Here the diffusion current is proportional to the gradient of the carrier concentration, indicating
that carriers flow from a region of high concentration to one of low concentration. The constants
Dn and Dp are the diffusion coefficients or diffusivities, and are related to the mobilities n and p
by Einstein’s relations:= 3.17
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= 3.18
The total current density J at any point of the analyzed structure is then calculated as a sum of
electron and hole currents= + 3.19
3.2 Transport Models
3.2.1 Drift-Diffusion Model (DD)
The drift-diffusion model is widely used as a starting point for simulating the carrier
transport in semiconductors. For isothermal simulation the DD model incorporated in TCAD
simulator numerically solves Poisson’s equation, and the carrier continuity equation self-
consistently to get electron and hole concentrations, and the electrostatic potential at all points
within the device structure (equations 3.14 and 3.15), assuming full impurity ionization, non-
degenerate statistics, steady state, and constant temperature (the carrier temperatures are assumed
to be in equilibrium with the lattice temperature). Even though the DD model is a simple model
and not a very precise model for complex semiconductor devices simulation, it is still a good
starting point for any device simulation due to the relative simplicity of the model, relative good
convergence properties and its ability to provide an initial overview of the device operation in a
short time [8].
3.2.2 Hydrodynamic Model (HD)
Due to its limitations, the conventional drift-diffusion model is not applicable for
simulations in the submicron regime. As well, it is incapable to describe properly the internal
and/or the external characteristics of state of the art semiconductor devices. Mainly, the DD
approach cannot reproduce velocity overshoot and often overestimates the impact ionization
generation rates. Consequently, the hydrodynamic model (or energy balance model) is preferred
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for determining the velocity overshoot and describing properly the characteristics of state of the
art semiconductor devices, as it incorporates ballistic effects missing in the DD model. The HD
model couples the basic set of semiconductor equations; Poisson equation and continuity
equations, with energy balance equations for electrons, holes, and the lattice.
The current densities in the HD case are defined as a sum of four contributions:
= + + 32 3.20= 32 3.21
Where and are the effective masses of electrons and holes, and are the electron and
hole carrier temperatures, and are parameters function of the material. The first term
accounts for spatial variations of electrostatic potential, electron affinity, and the bandgap. The
three remaining terms take into account the contributions due to the gradient of concentrations
and carrier temperature, and the spatial variation of the effective masses, respectively.
The energy fluxes for electrons, holes and the lattice are given by
= 52 + 3.22
= 52 + 3.23= 3.24
where is the Boltzmann constant, and are parameters function of the material, and
is the lattice thermal conductivity.
The default parameter values of Sentaurus Device are summarized in Table 4. These
parameters are accessible in the parameter file of Sentaurus Device. Different values of these
parameters can significantly influence the physical results, such as velocity distribution and
possible spurious velocity peaks. By changing these parameters, Sentaurus Device can be tuned
to a very wide set of hydrodynamic/energy balance models as described in the literature.
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= = =
Stratton 0.6 0 1
Blotekjaer 1 1 1
Table 4: HD model parameter values from Stratton and Blotekjaer
In TCAD simulator, the electron, hole, and the lattice temperatures are solved by
specifying the keywords in the command file; Electron Temperature, Hole Temperature, and
Lattice Temperature, respectively. In spite of the time consuming and convergence problems
associated with using the HD model in our study, it has the advantages of good accuracy and
proper description of the characteristics of state of the art semiconductor devices [5] [8].
3.3 Generation-Recombination Models
Generation-Recombination are the processes by which mobile charge carriers are created
and eliminated. The process by which both carriers annihilate each other is called recombination.
In this process the electrons fall in one or multiple steps into the empty state which is associated
with the hole, both carriers eventually disappear in the process. The carrier generation is a
process where electron-hole pairs are created by exciting an electron from the valence band of the
semiconductor to the conduction band, thereby creating a hole in the valence band. The carrier
generation-recombination models used in this study are the Shockley-Read-Hall (SRH)
recombination model, and Auger recombination model.
3.3.1 SRH-Recombination Model
The SRH model describes the statistics of recombination of holes and electrons in
semiconductors occurring through the mechanism of trapping. The net recombination rate for
trap-assisted recombination is given by:
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= ,( + ) + ( + ) 3.25
The variables n1 and p1 are defined as
= , 3.26
= , 3.27
Where is the difference between the defect level and intrinsic level, and are the
electron and hole lifetimes, and ni,eff is the effective intrinsic concentration.
The SRH recombination rate using Fermi statistics is given by
= ,( + ) + ( + ) 3.28
With
= , 3.29
= , 3.30
Where NC and NV are the effective density-of-states, EC, EV are conduction and valence band
edges, EF,n and EF,p are the quasi-Fermi energies for electrons and holes respectively.
The doping dependence of the SRH lifetimes is modeled through Scharfetter relation as
( ) = + +1 + 3.31
This indicates that the solubility of a fundamental acceptor-type defect is strongly correlated to
the doping density.
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3.3.2 Auger Recombination Model
Auger recombination is typically important at high carrier densities such as in heavily
doped regions or in cases of high injection. The rate of band-to-band Auger recombination is
given by= + ( + , ) 3.32
Where and are Auger coefficients.
The temperature-dependant Auger coefficients are given by
( ) = , + , + , 1 + , 3.33
( ) = , + , + , 1 + , 3.34
Where T0=300K.
The default coefficients of Auger recombination model for Si are summarized in Table 5. For Ge
and SiGe materials, same parameters have been used [5].
Coefficient [cm6s-1] [cm6s-1] [cm6s-1] H[1] N0 [cm-3]
Electrons 6.7×10-32 2.45×10-31 - 2.2×10-32 3.46667 1×1018
Holes 7.2×10-32 4.5×10-33 2.63×10-32 8.25688 1×1018
Table 5: Auger Recombination Coefficients of for Silicon.
3.4 Mobility Models
Carrier mobility in semiconductors is determined by a variety of physical mechanisms.
Electrons and holes are scattered by thermal lattice variation, ionized and neutral impurities,
dislocations, and electrons and holes themselves. Several models for carrier mobility in Si and
strained Si have been implemented in TCAD simulator. In this study, Philips unified mobility
model [9][10], high field saturation model [6], stress-induced electron mobility model [11], and
piezoresistance mobility model have been used .
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3.4.1 Philips Unified Mobility Model
The Philips unified mobility model proposed by Klaassen provides unified description of
the majority and minority carrier bulk mobilities. In addition to describing the temperature
dependence of the mobility, the model includes the effect of electron-hole scattering, screening of
ionized impurities by charge carriers, and clustering of impurities. Because the carrier mobility is
given as an analytical function of the donor, acceptor, electron and hole concentrations, and the
temperature, this model is well suited for simulation purposes, and excellent agreement is
obtained with published experimental data on Si.
The bulk carrier mobility for each carrier is given by Mathiessen’s rule1, = 1, + 1, 3.35
The index i takes the values “e” for electrons and “h” for holes.
The first term in equation (3.35) represents phonon (lattice) scattering:
, = , T300K 3.36
The second term in equation (3.35) accounts for all other bulk scattering mechanisms (due to free
carriers, and ionized donors and acceptors):
, = , ,, , , , + , +, , 3.37
Where
, = ,, , 300 . 3.38
, = , ,, , 300T . 3.39
, = + + 3.40
, = + + 3.41
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, , = + ( ) + f pF( ) 3.42
, , = + ( ) + f pF( ) 3.43
Where and are acceptors and donors concentrations respectively, ( ) and F( ) are
analytic functions describing minority impurity and electron-hole scattering. , , , , and
are model parameters.
3.4.2 High Field Saturation Model
High-field behavior shows that carrier mobility decreases with electric field. With the
increase of the applied electric field, carriers gain energies above the ambient thermal energy and
are able to transfer energy to the lattice by optical phonon emission. Consequently, the mean drift
velocity is no longer proportional to the electric field, but rises more slowly, and the mobility has
to be reduced accordingly. Finally the velocity saturates to a finite velocity known as the
saturation velocity (vsat) which is principally a function of lattice temperature.
The high field mobility degradation due to carrier velocity saturation effects is introduced
by the Canali model through the relation
( ) = ( + 1)1 + ( + 1) 3.44
Where
= , 300 , 3.45
Where is the low field mobility, is the deriving field, is a temperature dependant
model parameter.
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3.5 Mobility Models Under Stress
3.5.1 Piezoresistance Mobility Model
This approach focuses on modeling of the variation of the carrier’s mobility with the
applied stress. The applied stress changes the electrical resistivity (conductivity) of the material,
leading to mobility modification according to the relation= 1 . 3.46
and the current density is given by
= . J 3.47
Where = , , is the second rank mobility tensor, is the isotropic mobility without stress,1 is the identity tensor, is the stress tensor, is the tensor of piezoresistance coefficients that
depend on the doping concentration and temperature distribution, J is the vector of the carrier
current without the stress.
Taking in consideration the change in the effective masses and anisotropic scattering due to the
applied stress, the piezoresistance coefficients become= , + , ( , ) 3.48
The first term is an independent constant represents the change in the effective mass effect, while
the second term represents the scattering effect. Where ( , ) is doping-dependent and
temperature-dependent factor. Furthermore, the enhancement factors for both electron and hole
mobilities due to the applied stress have been calculated using the piezoresistance mobility factor
model [5] [12].
3.5.2 Stress-Induced Electron Mobility Model
This approach focuses on the modeling of the mobility changes due to the carrier
redistribution between bands in silicon due to the applied stress. The origin of the electron
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mobility enhancement has been explained in chapter 2. The stress-induced electron mobility
enhancement is given by
= 1 + 11 + 2 ( , )( ) 1 3.49
Where is electron mobility without the strain, and are the electron longitudinal and
transverse masses in the subvalley, respectively, and , are the change in the energy of the
unstrained and the strained carrier sub-valleys, is the quasi-Fermi level of electrons. The index
i corresponds to a direction (i.e. is the electron mobility in the direction of the x-axis of the
crystal system and, therefore, , should correspond to the two-fold subvalley along the x-axis).
The general expression of the mobility along valley i, which includes the stress-induced carrier
redistribution and change in the intervalley scattering, is given by
= 31 + 2 , + , + ,, + , + ,
3.50
With
= 11 + ( 1) 11 + 3.51
= 3.52
Where , , and are model fitting parameters, hi is the ratio between unstrained and strained
relaxation times for intervalley scattering in valley i, and is the ratio between strained and
unstrained total relaxation times for the valley i.
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3.6 Band Structure Models
3.6.1 Bandgap Narrowing
Band-gap narrowing is observed in highly-doped semiconductors. At low impurity
concentrations the interaction between electrons and holes and the Coulomb force acting between
them doesn't play any role. Thus the impurities do not disturb the property of the crystal and the
forbidden energy gap Eg is well defined by sharp band edges. On the other hand, at high impurity
concentrations, there is Coulomb interaction between the ionized impurities, and thus overlapping
of the wave functions associated with these impurities. This results in a splitting of the impurity
energy level, and impurity band is formed. As a result the potential energy of these ionized
impurities is reduced resulting in a narrowing of the bandgap.
The Bandgap narrowing for the Slotboom model is given by
= + + 0.5 3.53
Where and are model parameters.
The bandgap narrowing effect has been modeled based on experimental measurements of in
n-p-n transistor and for p-n-p transistor with different base doping concentrations and a 1D
model for the collector current [13].
3.6.2 Intrinsic Density
In Sentaurus TCAD device simulation, the intrinsic carrier density for undoped
semiconductors as a function of the effective density of states in the conduction and valence
band, and the bandgap energy is given by the relation
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( ) = ( ) ( ) ( )2 3.53
The effective intrinsic carrier density is given by
, = 2 3.54
Where is the doping-dependant bandgap narrowing [5].
3.6.3 Effective Density-of-States
Sentaurus Device computes the effective density-of-states as a function of carrier
effective mass. The effective mass may be either independent of temperature or a function of the
temperature-dependent band gap. For carriers in silicon the effective mass temperature-dependant
is the most appropriate model for calculating the effective density-of-states.
The effective density of states in the conduction band NC is given by
,, = 2.540933 × 10 300 3.55
Where mn is the effective mass of electrons.
The effective density of states in the valence band NV is given by
,, = 2.540933 × 10 300 3.55
Where mp is the effective mass of holes [5][14].
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4. TCAD Calibration
In order to calibrate and to study the accuracy of TCAD simulator, simulations have been
performed in accordance with Monte Carlo (MC) simulation performed by Bundeswehr
University-Munich [15]. The calibration process has been executed through three approaches; (1)
Mobility models calibration through simulating a sample of Si1-xGex substrate parameterized with
different Ge content (0% - 28%), different doping concentrations for Arsenic and Boron
impurities (1017 cm-3 - 1020 cm-3), and different applied electric fields. (2) Transport models
calibration through simulating a reference transistor (fTpeak=100 GHz) and comparing the
obtained results with Monte Carlo simulation results. (3) Simulating IMEC NPN-SiGe-HBT
structure and comparing the obtained results with measurement. A description of each approach
and the obtained results will be presented.
4.1 Mobility Models Calibration
A sample of Si1-xGex substrate with different homogenous doping concentrations of Boron
and Arsenic impurities (1017 cm-3 to 1020 cm-3), and different Germanium content, x, (0% -
0.28%) used in the calibration process of Sentaurus TCAD simulator is shown in Fig.39.
Fig.39: The Si1-xGex substrate used in TCAD simulator calibration process.
The applied bias varied between the electrodes to obtain the desired electric fields ( 0.2 -
400 Volt ). Physical quantities such as mobility and velocity have been computed versus crystal
20 um
Si1-xGex Substrate
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direction using Hydrodynamic transport model (HD), Philips unified mobility model, and doping
dependence mobility model. The device simulation has been run for different temperatures
(T=300, 400, and 450 K). The physical models used in the calibration process are summarized in
Table 6. The obtained results have been extracted at the middle of the sample and compared with
Monte Carlo simulation results from Bundeswehr University-Munich.
Model (I) Model (II)
Hydrodynamic
EffectiveIntrinsicDensity (Slotboom)
Mobility
DopingDep.
eHighFieldSaturation
hHighFieldSaturation
Hydrodynamic
EffectiveIntrinsicDensity (Slotboom)
Mobility
PhuMob.
eHighFieldSaturation
hHighFieldSaturation)
Table 6: Physical models used in the calibration process.
A comparison between TCAD and MC simulation results for electron velocity and hole
velocity for both Boron and Arsenic doping impurities are shown in the following figures ( Fig.40
to Fig.44) (for Ge_content = 8%, 24%, at T=300K). The complete set of results are shown in the
Appendix (i.e, Ge_content = 4%, 12%, 18%, 28%).
Fig.40: Comparison between MC and TCAD simulation results for hVelocity vs. Electric field using (a)
model (I) (b) model (II), (Ge_content = 8%, T=300K).
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Fig.41: Comparison between MC and TCAD simulation results for eVelocity vs. Electric field using (a)
model (I) (b) model (II), (Ge_content = 8%, T=300K).
Fig.42: Comparison between MC and TCAD simulation results for hVelocity vs. Electric field using (a)
model (I) (b) model (II), (Ge_content = 24%, T=300K).
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Fig.43: Comparison between MC and TCAD simulation results using model (II) for (a) eVelocity vs.
Electric field (b) hVelocity vs. Electric field, (Ge_content = 8%, T=300K).
In addition to that, the minority carriers mobility in Si1-xGex substrate as a function of
Germanium content, x, at low electric field values has been simulated using TCAD modeling
(model (II)) . The TCAD simulation results have been compared with MC simulation results
reported by [16] as shown in Fig.44.
Fig.44: Comparison between TCAD and MC simulation results for the minority carriers mobility in Si1-
xGex substrate as a function of Ge content x using model (II).
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As shown in the previous figures, good agreement has been achieved between MC and
TCAD simulation results. Verifying the validity of the models used in TCAD simulator for
mobility and velocity simulations.
4.2 Transport Models Calibration
In order to study the accuracy of TCAD default transport models, a reference NPN-SiGe-
HBT device (fTpeak=100 GHz) simulated by MC simulation reported by [17] has been used. The
device structure and the doping profile are shown in Fig.45.
Fig.45: The reference transistor and the doping profile used in the calibration process.
The reference structure has been simulated using TCAD. The simulations have been
performed using the default transport models and parameter files. Simulation results are then
compared with MC simulation results as shown in Fig.46 and Fig.47. The results indicate that
the transport models need to be calibrated (specially the HD model).
To calibrate the HD transport model, TCAD simulations have been run using the default
parameters reported by Stratton and Blotekjaer (Table 4). The simulation results are then
compared with MC simulation results as shown in Fig.48. Good agreement has been observed
between TCAD and MC simulation results indicating that Blotekjaer approach provides good
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agreement with MC data as shown in Fig.48. In contrast, Blotekjaer approach indicates velocity
overshoot and negative slope in the output characteristic as shown in Fig.49.
Fig.46 : Ic comparison between TCAD and MC
simulation results
Fig.47 : fT comparison between TCAD and MC
simulation results
Fig.48 : Ic comparison between MC and HD model
simulation results using default parameters
Fig.49: Ic output characteristic for HD model using
default parameters
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Therefore, in order to avoid current overshoot in the output characteristics, and to achieve
good agreement between TCAD and MC simulation results, the parameters and have been
set to zero, while rn and rp values have been optimized to match MC simulation results. The
optimized parameter values are shown in Table 7 [18]. Then TCAD device simulations have been
performed using the optimized parameters. The obtained results compared with MC simulation
results are shown in Fig.50 to Fig.52.
= = =
Stratton 0.6 0 1
Blotekjaer 1 1 1
Calibrated Model 0.2 0 1
Table 7: HD model parameter values from Stratton, Blotekjaer, and calibration
Fig.50: Ic comparison between MC and HD model
simulation results
Fig.51: Ic comparison between MC and DD model
simulation results
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Fig.52 : fT comparison between MC and HD model simulation results
In addition to that, the electrostatic potential, electron and hole density, electron velocity,
electron temperature, collector current, and transit frequency have been simulated using TCAD.
Due to the fact that TCAD simulator is not capable to simulate 1D bipolar transistor, different
cross-sections at different values (10, 50, 100, 400 nm) have been performed to compare
simulation results with the 1D MC simulation results as shown in Fig.53. Fig.54 to Fig.57 show
a comparison between the obtained results using TCAD simulation and MC results for electron
density for the different cross sections. Fig.58 shows a comparison between TCAD and MC
results for hole density, electrostatic potential, electron velocity, and electron temperature
respectively, for the cross section 10 nm.
Fig.53 : The reference transistor with different cross sections
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Fig.54 : Electron density comparison between MC
and HD model simulation results for the cross-
section 10 nm
Fig.55 : Electron density comparison between MC
and HD model simulation results for the cross-
section 50 nm
Fig.56: Electron density comparison between MC
and HD model simulation results for the cross-
section 100 nm
Fig.57 : Electron density comparison between MC
and HD model simulation results for the cross-
section 400 nm
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Fig.58 : Comparison between TCAD and MC simulation results (for cross section =10 nm): (a) hole
density (b) electrostatic potential (c) electron velocity (d) electron temperature.
Good agreement has been observed between TCAD and MC simulation results for the
100 GHz profile, verifying the validity of the physical models and parameters used in the TCAD
simulations. The complete set of results are shown in the Appendix (i.e. TCAD and MC results
comparison of the quantities : hole density, electrostatic potential, electron velocity, and electron
temperature for cross sections 50 nm, 100 nm, and 400 nm).
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4.3 IMEC Structure
After performing step one and step two in the calibration process, a real structure has been
simulated using the data from IMEC HBT device structure (fTpeak=240 GHz). Firstly, process
simulation has been performed to build the device structure. The graded Ge profile and the
doping profiles in the emitter, base, and collector regions of the device are identical to the ones
from IMEC HBT device as shown in Fig.59 [19].
Fig.59 : IMEC HBT device, the graded Ge profile and the doping profiles in the emitter, base, and
collector regions.
Then TCAD Sentaurus software tools have been used to perform the 2D device
simulations using hydrodynamic model (HD). The carrier temperature equation for the dominant
carriers is solved together with the electrostatic Poisson equation and the carrier continuity
equations . The model parameters used in TCAD simulations have been calibrated by Universität
der Bundeswehr-Munich using Monte Carlo simulations. The carrier mobilities have been
calculated using Philips unified mobility model, the high field saturation was calculated through
the Canali model by using carrier temperatures as the driving force. The carrier generation-
recombination models used are the Shockley–Read–Hall recombination model, and Auger
recombination model. As well, doping-induced bandgap narrowing model has been employed.
Recombination time and velocity at the polysilicon/silicon interface, and in SiGe have been
optimized. Self-heating has also been included by adjusting the thermal resistance (at the contact)
and compared to measurement.
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A comparison of the forward Gummel plots of IMEC HBT device measurements and
TCAD simulation results are shown in Fig.60.
Fig.60 : Forward Gummel plots comparison of measurement and TCAD simulation results.
The fT curves as a function of the collector current IC for IMEC NPN-SiGe-HBT device
measurements and NPN-SiGe-HBT device simulation results are shown in Fig.61. The base-
collector junction capacitance (CCB), and the base-emitter junction capacitance (CBE) are plotted
versus base-collector bias (VCB), and base-emitter bias (VBE) respectively, for both measurements
and simulation results as shown in Fig.62 and Fig.63. Good agreement between measurements
data and simulation results, verifying the validity of the physical models and parameters used in
the TCAD simulations.
Fig.61 : fT comparison between measurements and TACD simulation results (VBC=0Volt).
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Fig.62 : CCB comparison between measurements
and TACD simulation results.
Fig.63 : CBE comparison between measurements
and TACD simulation results.
5. Conclusion
TCAD simulation tools are widely used throughout the semiconductor industry to speed
up and cut the costs of developing new technologies and devices, since they make it possible to
explore new technologies and concepts. TCAD simulations also provide information about the
inner operation of devices, thus simplifying improvements on existing technologies. TCAD
consists of two main branches: process simulation and device simulation. Process simulation
models the complex flow of semiconductor fabrication steps and ends up with detailed
information on geometrical shape and doping profile distribution of a semiconductor device. The
device simulation uses the information of the process simulation as the input file to calculate the
characteristics of semiconductor devices and parameters extraction.
Different physical models have been used in our TCAD simulator, including; HD and DD
models, carrier mobility models (Philips unified mobility model, and the high field saturation
model). The stress-induced mobility enhancement has been calculated using the Piezoresistivity
model, and the stress-induced electron mobility model. The carrier generation-recombination
models used are the Shockley– Read–Hall recombination model, and Auger recombination
model. As well, the doping induced bandgap narrowing model, the intrinsic density model, and
the effective density of states model have been employed. The model parameters used in TCAD
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simulations have been calibrated in collaboration with Universität der Bundeswehr München
using Monte Carlo simulations.
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CHAPTER 4
TCAD Simulation Results
In advanced semiconductor devices technology, strain engineering technology can be
used as an additional degree of freedom to enhance the carriers transport properties due to band
structure changes and mobility enhancement. The mobility of charge carriers in bipolar devices
can be enhanced by creating mechanical tensile strain in the direction of electrons flow to
improve electrons mobility, and by creating mechanical compressive strain in the direction of
holes flow to improve holes mobility. The compressive and tensile strains are created through
various methods and techniques such as Global Strain, Local Strain and Mechanical Strain. A
detailed description of each technique is presented in chapter 2.
In this work mainly two approaches have been used to create the desired mechanical
strain inside the device. The first approach is through introducing strain engineering technology
principle at the device base region using SiGe extrinsic stress layer. The second approach is
through introducing strain engineering technology principle at the device collector region by
means of local strain technique using strain layers. However, another approach to create strain
inside the device is through using nitride liners, but this technique was not functional to create the
desired strain inside the device, therefore no further work was done on it. In what follows, a
detailed description of the main approaches used in this study and the obtained results are
presented.
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Strain Technology at the Base Region
1. NPN-Si-BJT Device with Extrinsic Stress Layer
The impact of introducing a SiGe stress layer formed over the extrinsic base layer, and
adjacent to the intrinsic base of NPN-Si-BJT device on the electrical properties and frequency
response has been investigated using TCAD modeling [1][2]. Process simulations are performed
using Sentaurus TCAD software tools to build the device structure, and to calculate the
associated mechanical stress due to the existence of the extrinsic stress layer using anisotropic
elasticity model [3]. In what follows, the major processing flow steps are described. The process
simulation starts by the fabrication of shallow (STI) and deep trenches (DTI), then the trenches
are filled with silicon oxide to the same level as the surface of the doped silicon substrate as
shown in Fig.64. A layer of etch-stop material (silicon oxide) and a thin layer of polysilicon are
deposited. The polysilicon layer is then etched using selective etching technique as shown in
Fig.65. This is followed by the deposition of a silicon layer to form the device base region as
shown in Fig.66. Next, a thin layer of oxide and a layer of nitride are deposited as shown in
Fig.67.
Fig.64: Process simulation: Fabrication of shallow
and deep trenches isolation.
Fig.65: Process simulation: Deposition of etch-stop
material and a thin layer of polysilicon.
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Fig.66: Process simulation: Formation of the
device base region.
Fig.67: Process simulation: Deposition of oxide
and nitride layers.
After that, the nitride and the oxide layers are etched using selective etching technique to
form the emitter mandrel structure which is centered over the intrinsic base. The extrinsic base is
then etched, resulting in a thinned extrinsic base and recess with a dimension of approximately 10
nm as shown in Fig.68. A SiGe layer is then deposited to form the extrinsic stress layer in the
structure. The stress layer is grown up to the same height of the oxide and partially embedded
into the intrinsic base as shown in Fig.69.
Fig.68: Process simulation: Formation of the
emitter mandrel and recesses.
Fig.69: Process simulation: Deposition of the SiGe
extrinsic stress layer
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An oxide layer is then deposited to the same level of the emitter’s mandrel nitride. The
nitride of the emitter mandrel is then removed using selective etching technique, and using the
underlying oxide layer as an etch-stop material resulting in an emitter opening. The opening
extends downward to the oxide, and nitride spacers are formed on the sidewalls of the opening.
After that, the underlying oxide is etched also by selective etching technique to expose the base
layer in the emitter opening as shown in Fig.70. This is followed by the deposition of polysilicon
and a hard mask of nitride. The nitride hard mask is etched and used to etch the polysilicon
resulting in a T-shape emitter. Finally, the oxide is etched from all but under the overhanging
portion of the emitter structure, and the contacts are formed using a proper technique as shown in
Fig.71.
Fig.70: Process simulation: Formation of the
emitter opening and the sidewall spacers.
Fig.71: Process simulation: Formation of the T-
shape emitter.
For simulation efficiency and saving of simulation resources, only half of the device is
used for further device simulations as shown in Fig.72 [4]. The simulated effect of interposing
the extrinsic stress layer at the device is shown in Fig.73; the isocontour lines represent the stress
values generated in the x-direction (Sxx) and y-direction (Syy) of the device due to the existence
of the extrinsic SiGe stress layer.
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Fig.72: Cross-section of one half of the device (left), and the device doping profile (right) [4].
Fig.73 : Cross section of one half the device region of interest, the isocontour lines represent the stress
Sxx (left) induced in the x-direction and Syy (right) induced in the y-direction of the structure.
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1.1 Impact of Strain
Mechanical stress on semiconductors induces a change in the band structure and this in
turn affects the carriers mobility. This effect can be explained by the deformation potential theory
[5]. Strain changes the number of carrier sub-valleys and eventually a change in the actual band
gap in the material [6]. The carrier redistribution that takes place between the various sub-valleys
causes the change in mobility. The mobility enhancement is attributed to the increase in the
occupancy of the conduction band valleys [7]. Consequently, incorporating an extrinsic SiGe
stress layer at the bipolar device will create tensile strain in the direction of electrons flow to
improve electrons mobility, and compressive strain in the direction of holes flow to improve
holes mobility [8] . This process will decrease the intrinsic base resistance through the enhanced
hole mobility, resulting in an improvement in the maximum oscillation frequency of the device
according to the relation
= 8 4.1
Where fT is the cut-off frequency, RB is the base resistance, and CCB is the collector base
capacitance.
On the other hand, the vertical tensile strain in the direction of electrons flow under the
emitter will enhance the device electrons flow. Furthermore, reduces the electrons transit time
through the enhanced electron mobility due to the applied strain, which will improve the cut off
frequency according to the relations [9].
= = ( 1) + 1 + 1 4.2
= 12 4.3
Where is the base transit time, Q is the minority charge stored in the neutral base region,I is the time dependent quasi-static transfer current, is the base width, is the average
electron minority mobility in the neutral base region, V is the thermal voltage, is the drift
factor, f = exp ( ) is the drift function, is the electron velocity at the end of the neutral base
region and is the total transit time.
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Additionally, introducing an extrinsic stress layer at the device base region will decrease
the bandgap energy through the reduction of the conduction band energy as shown in Fig.74.
This in turn will improve electrons injection efficiency from emitter to collector, and enhance the
device electrical performance. As well, the applied strain will induce a change in the band
structure and this in turn affects the carrier mobility, resulting in an approximately 27% of
mobility improvement in YY direction for electrons at the base region as shown in Fig.75.
Fig.74: Impact of strain on the bandgap energy. Fig.75: Electron mobility enhancement due to the
applied strain.
1.2 Electrical Simulation
Sentaurus TCAD software tools have been used to perform the two-dimensional device
simulations using hydrodynamic transport model (HD), where the carrier temperature equation
for the dominant carriers is solved together with the electrostatic Poisson’s equation and the
carrier continuity equations [10]. All the standard silicon models, such as Philips unified mobility
model, high field saturation mobility model, Shockley-Read-Hall recombination model, Auger
recombination model, piezoresistive model for calculating mobility enhancement due to the
applied stress, bandgap narrowing model and default parameter files, are all included in the
simulation file. The doping profiles at the emitter, the base and the collector region of the device
have been taken from IMEC Microelectronics bipolar device profile [4].
Fig.76 shows the forward Gummel plots obtained by simulating both NPN-Si-BJT incorporating
SiGe extrinsic stress layer at the base region, and a standard conventional NPN-Si-BJT device.
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Simulation results show that introducing the extrinsic stress layer in the device will increase the
collector current by almost three times, resulting in an enhancement of the maximum current gain
( max) in comparison with the standard conventional one. The transit frequency (fT) and the
maximum oscillation frequency (fMAX) are plotted versus the collector current (Ic) for both
structures as shown in Fig.77 and Fig.78.
Fig.76: Comparison of forward Gummel plots for both conventional BJT, and BJT with stress layer
(Ge=25%, WE=130 nm).
Fig.77: Cut-off frequency as a function of collector
current for both devices (Ge=25%, WE=130 nm).
Fig.78: Maximum oscillation frequency as a
function of collector current for both devices
(Ge=25%, WE=130 nm).
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The results obviously show that bipolar device with extrinsic stress layer exhibit better
high frequency characteristics in comparison with an equivalent standard conventional device. An
approximately 42% of improvement in fT, and 13% of improvement in fMAX in NPN-Si-BJT with
extrinsic stress layer have been achieved. These improvements are mainly due to the enhanced
vertical electron mobility, which can be fully accounted to the impact of interposing the extrinsic
stress layer in the device.
The impact of changing the Ge content at the extrinsic stress layer on the stress values
generated inside the device (i.e, Sxx, Syy, and Szz), MAX, fMAX and fT has been studied, the
obtained results are shown in Fig.79 to Fig.81. As shown in the figures, increasing the Ge
content at the extrinsic stress layer will increase the stress values generated inside the device,
which in turn improves the high frequency characteristics of the device and enhances the current
gain. These improvements are related to the increase of the lattice constant difference between the
silicon substrate and the SiGe stress layer, which will increase the stress values induced at the
base, resulting in a decrease of the conduction band energy and hence the total bandgap energy.
This decrease in the bandgap energy will improve the electrons injection efficiency from emitter
to collector, consequently enhancing the high frequency characteristics of the device.
Unfortunately, increasing the Ge content at the stress layer will also increase the misfit
dislocations between the silicon substrate and the stress layer, which may cause a degradation of
the device performance. Therefore, the Ge content at the stress layer must be controlled and
chosen carefully to avoid such problems.
Moreover, the impact of changing the device’s emitter width on the device performance has been
studied. The result illustrates that increasing the emitter width will decrease the stress values
induced at the base region of the device as shown in Fig.82, causing a degradation of the device
performance.
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Fig.79: Variation of the stress values generated
inside the device with Ge content at the stress layer
(WE=130 nm).
Fig.80: Variation of the maximum current gain
with Ge content at the stress layer (WE=130 nm).
Fig.81:Variation of fT and fMAX with Ge content at
the stress layer (WE=130 nm).
Fig.82: Variation of the stress values generated
inside the device with the device’s emitter width.
1.3 Conclusion
Simulation results demonstrate that Si bipolar devices with extrinsic stress layer exhibit
better high frequency characteristics, and an enhancement of the maximum current gain in
comparison with an equivalent standard conventional BJT device. An approximately 42%
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improvement in fT and 13% improvement in fMAX have been achieved in NPN-Si-BJT with
extrinsic stress layer at the base region. Furthermore, an enhancement of the collector current by
almost three times, and an enhancement of the maximum current gain MAX in NPN-Si-BJT with
extrinsic stress layer have been found. These improvements are related to the electron and hole
mobility’s enhancement, and to the decrease of the bangap energy. This in turn improves electron
injection efficiency from emitter to collector, and improves the whole device electrical
performance.
2. NPN-SiGe-HBT Device with Extrinsic Stress Layer
The higher gain, speed and frequency response of the SiGe-HBT make silicon-germanium
devices more competitive in areas of technology where high speed and high frequency response
are required. However, due to the continuous demand for such devices it becomes imperative to
develop new bipolar device architectures suitable for high frequency and power applications.
Therefore, various techniques and efforts have been proposed to improve the performance of
HBT devices through grading germanium profile at the base [11], introduction of carbon to
improve 1D doping profile [12], and reduction of the emitter width [13]. An additional approach
to improve the device performance is to enhance the carrier transport by changing the material
transport properties by means of strain engineering technology. [14][15]. In what follows the
impact of introducing a SiGe extrinsic stress layer formed above the extrinsic base layer, and
adjacent to the intrinsic base of NPN-SiGe-HBT device on the electrical properties and frequency
response will be presented.
Process simulations have been performed using Sentaurus TCAD software tools to build
the device structure and to calculate the associated mechanical stress. The major processing steps
of the NPN-SiGe-HBT device architecture are similar to those of NPN-Si-BJT device described
previously except that we have a SiGe-base in this case. The complete HBT device structure with
SiGe extrinsic stress layer is shown in Fig.83. Likewise, for simulation efficiency and saving
simulation resources, only half of the device is used for further device simulations as shown in
Fig.84. The graded Ge profile and the doping profiles at the emitter, the base and the collector
regions have been taken from IMEC Microelectronics HBT device profile [4].
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Fig.83: The complete structure of the NPN-SiGe-HBT device with extrinsic SiGe stress layer.
Fig.84: Cross-section of one half of the device (left), and the graded Ge profile, and the doping profile at
the emitter, base and collector regions (right) [4].
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2.1 Impact of strain
Due to the addition of the extrinsic stress layer, stress is generated inside the device (i.e,
Sxx) as shown in Fig.85; these values are extracted at the middle of the base. An approximately
500 MPa of an additive compressive stress (Sxx) is generated at the base region, and 500 MPa of
tensile stress (Sxx) is lessen at the collector region as shown in the figure. Chapter.2 provides a
detailed discussion of the impact of strain on the bandgap energy and the carrier mobility.
Fig.85: Stress values (Sxx) generated inside the device due to the addition of the extrinsic stress
layer.
2.2 Electrical Simulation
Sentaurus TCAD software tools have been used to perform the two-dimensional device
simulations using HD transport model. The standard silicon models and parameter files included
in TCAD software library cannot be used for the SiGe device with external stress. Therefore,
specific parameter files and physical models have been calculated by Universität der Bundeswehr
München (BU) using Monte Carlo simulations.
To acquire accurate simulation results, the HBT device has been divided into two regions;
The first one is the SiGe-base which is divided into two zones corresponding to different Ge
content and doping concentration values as shown in Table 8 and Table 9. The second region is
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the remaining part of the device without Ge content (the emitter and the collector regions). The
different device regions and zones are shown in Fig.86.
Zone (I) Sxx [Pa] Syy [Pa] Szz [Pa] Boron Active Con. [cm-3]
With_Stress -1.23444e+9 -1.74456e+7 -1.2265e+9 7.2e+18
Without_Stress -9.044e+8 585458 -1.1999e+9 7.2e+18
Table 8: The doping concentration and stress values generated inside Zone (I) (corresponds to Ge
concentration = 7.6%, and x =0.364 um).
Zone (II) Sxx [Pa] Syy [Pa] Szz [Pa] Boron Active Con. [cm-3]
With_Stress -3.3417+9 -2.37776e+7 -3.34988e+9 2e+15 - 5.2 e+19
Without_Stress -3.028e+9 2.32544e+6 -3.32093e+9 2e+15 - 5.2 e+19
Table 9: The doping concentration and stress values generated inside Zone (II) (corresponds to Ge
concentration = 20.9%, and x =0.0265792 um).
Fig.86: Different regions and zones used for device simulations.
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For these regions, specific models for SiGe band-gap, bandgap-narrowing, effective mass,
energy relaxation, mobility for hydrodynamic simulation and drift-diffusion simulation have been
calculated by BU and implemented in our simulator using tabulated models compiled in C code.
Two methods have been used by BU to calculate the impact of stress on the bandgap energy: the
first approach is based on Analytical Method, while the second approach uses the Empirical
Pseudopotential Method (EPM). The results are summarized in Table 10 and Table 11. However,
the results obtained using EPM are more reliable as they are based on a more realistic band
structure. Therefore, the models and parameter files calculated using EPM approach are used in
further device simulations.
Zone (I) Eg_Analytical [eV] Eg_EPM [eV]
With_Stress 1.0251 0.988
Without_Stress 1.0136 0.996
Table 10: Bandgap energy results obtained by BU for zone(I)
Zone (II) Eg_Analytical [eV] Eg_EPM [eV]
With_Stress 0.83 0.867
Without_Stress 0.8189 0.8754
Table 11: Bandgap energy results obtained by BU for zone(II)
The cut-off frequency (fT) and the maximum oscillation frequency (fMAX) are plotted
versus the collector current (Ic) using the physical models and parameters provided by
Bundeswehr University. Simulation results show that introducing extrinsic stress layer on the
HBT device structure will enhance the maximum oscillation frequency fMAX, and the cut-off
frequency fT for both bandgap calculation approaches as shown in the following figures. An
approximately 5% of improvement in fMAX, and 3% of improvement in fT have been achieved in
comparison with the standard conventional HBT device (without extrinsic stress layer).
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Fig.87: Improvement in fT due to the addition of
the extrinsic stress layer (EPM).
Fig.88 Improvement in fMAX due to the addition of
the extrinsic stress layer (EPM).
Fig.89: Improvement in fT due to the addition of
the extrinsic stress layer (Analytical Method).
Fig.90: Improvement in fMAX due to the addition
of the extrinsic stress layer (Analytical Method).
Furthermore, the components of the transit time have been extracted for both HBT
devices as a function of the collector current as shown in Fig.91. Simulation results show that
introducing the extrinsic stress layer on the device structure will decrease the total transit time,
and hence improve the device performance. This reduction of the transit time is shown in Fig.92
and Fig.93 where the base transit time (tb), and the collector transit time (tc) have been plotted
versus the collector current separately for illustration.
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Fig.91:Transit time versus the collector current for HBT device with and without extrinsic stress layer.
Fig.92: The base transit time versus the collector
current for HBT device with and without extrinsic
stress layer.
Fig.93: The collector transit time versus the
collector current for HBT device with and without
extrinsic stress layer.
The impact of changing the Ge content at the extrinsic stress layer on the stress values
generated inside the device (Sxx, and Szz) has been studied; the results are shown in Fig.94. As
shown, increasing the Ge content at the extrinsic stress layer will increase the stress values
generated inside the device. This is related to the increase of the lattice constant difference
between the SiGe base layer and the SiGe stress layer, which will increase the stress values
induced at the base. Nevertheless, increasing the Ge content at the stress layer will also increase
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the misfit dislocations between the two layers, which may cause a degradation of the device
performance. Therefore, the Ge content at the stress layer must be controlled and chosen carefully
to ensure device performance enhancement.
In addition, the impact of changing the device’s emitter width on the device performance
has been studied. The result shows that increasing the emitter width will decrease the stress
values induced at the base of our device as shown in Fig.95, causing degrade action of the device
performance.
Fig.94: Variation of the stress values generated
inside the device with Ge content at the stress layer
(WE=130 nm).
Fig.95: Variation of the stress values generated
inside the device with the device emitter width.
2.3 Conclusion
Simulation results show that introducing SiGe extrinsic stress layer on NPN-SiGe-HBT
device will enhance the maximum oscillation frequency fMAX (~5%), the cut-off frequency fT
(~3%) and the total transit time in comparison with a standard conventional HBT device (without
extrinsic stress layer). However, applying strain engineering technology at the base region of
NPN-SiGe-HBT device using the extrinsic SiGe strain layer is less efficient in comparison with
the obtained results for the NPN-Si-BJT device. This is related to the high sensitivity of silicon
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material to strain in comparison with the SiGe base of NPN-SiGe-HBT device which is already
stressed due to the existence of Ge content at the base.
Strain Technology at the Collector Region
Applying strain engineering technology at the base region of NPN-Si-BJT device by
means of extrinsic SiGe strain layer can strongly enhance the device’s performance due to the
sensitivity of silicon material to strain. On the other hand, applying strain engineering technology
at the base region of NPN-SiGe-HBT device through using SiGe strain layer is less efficient in
comparison with the obtained results for the NPN-Si- BJT device, because the SiGe base is
already stressed due to the existence of Ge at the base as presented previously. The intensive
study of the transit time in the strained NPN-SiGe-HBT device shows that the main modification
of the device’s total transit time in comparison with the standard conventional NPN-SiGe-HBT
device arises from the reduction of the collector transit time. Verifying that silicon material is
more sensitive to strain than the SiGe base region, and the device’s performance improvements
are mainly due to the impact of the induced strain at the collector region.
Depending on the obtained results reported in [16], [17] and the sensitivity of silicon
material to strain, new NPN-SiGe-HBT device’s architecture employing strain engineering
technology at the collector region will be presented. In this approach the desired strain is
introduced during the device fabrication process through a specific device architecture employing
silicon nitride (Si3N4) and silicon oxide (SiO2) strain layers at the collector region.
3. NPN-SiGe-HBT Device Employing Si3N4 Strain Layer
In this approach the desired strain is generated inside the device through introducing
strain engineering technology principle using local strain technique by means of introducing
silicon nitride (Si3N4) strain layer at the collector region. Nitride films can induce stresses greater
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than 1GPa upon thermal treatment, which arises from two sources: Coefficient of thermal
expansion mismatch between silicon and nitride film, and intrinsic film stress caused by film
shrinkage. The origin of intrinsic stresses comes from the energy configuration of the deposited
atoms or ions. Processing conditions such as temperature, pressure, deposition power, reactant
and impurity concentrations are important factors in determining the magnitude and strain type
(i.e. compressive or tensile) [18] [19].
In what follows the impact of employing a nitride strain layer at the collector region on
the device’s performance parameters will be presented.
3.1 Process Simulation and Device Structure
Process simulations are performed using Sentaurus TCAD software tools to build the
device structure and to calculate the associated mechanical stress. In what follows, the major
processing steps will be described. The process simulation starts by the deposition of a silicon
layer as shown in Fig.96. Then the silicon substrate is etched using selective etching technique as
shown in 97. This is followed by deposition of a nitride layer as shown in Fig.98. Next the
nitride layer is etched using selective etching technique, and a silicon layer is deposited, this is
followed by selective etching of this layer to form the device intrinsic base region as shown in
Fig.99.
Fig.96: Process simulation: Deposition of silicon substrate.
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Fig.97: Process simulation: Etching of silicon substrate.
Fig.98: Process simulation: Deposition of nitride layer.
Fig.99: Process simulation: Nitride layer etching, and silicon substrate deposition.
After that, a layer of SiGe alloy is deposited to form the intrinsic base region with a
graded Ge profile and doped to have a p-type conductivity as shown in Fig.100. A layer of oxide
is deposited, and then etched using selective etching technique to form the emitter opening,
followed by deposition of a polysilicon layer as shown in Fig.101.
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Fig.100: Process simulation: Deposition of the SiGe base.
Fig.101: Process simulation: Deposition of oxide layer, formation of emitter opening, and deposition of
polysilicon layer.
The oxide and polysilicon layers are then etched resulting in a T-shape emitter as shown
in Fig.102. Finally the contacts are formed using a proper technique. The final device structure
that illustrates the stress isocontour lines generated inside the device due to the existence of SiGe
base, and the nitride strain layer at the collector region in our specific device architecture is
shown in Fig.103.
Fig.102: Process simulation: Etching of oxide and nitride layers, and formation of T-shape
emitter.
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Fig.103: Process simulation: Final device structure showing stress isocontour lines generated
inside the device.
For simulation efficiency and saving simulation resources, only half of the device is used
for further device simulations due to the device symmetry. Fig.104 shows a comparison between
the stress values generated inside the standard conventional HBT device, and the new HBT
device architecture employing nitride strain layer at the collector region.
Fig.104: Isocontour lines representing the stress values generated inside the device; standard conventional
NPN-SiGe-HBT device (left), and strained silicon NPN-SiGe-HBT (right).
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3.2 Impact of Strain
The impact of introducing Si3N4 strain layer in the HBT device’s architecture on the
bandgap energy, and the stress values generated inside the device (Sxx, Syy, and Szz) are shown
in Fig.105 to Fig.108. Moreover, the impact of Si3N4 strain layer on the carrier mobility is
shown in Fig.109.
Fig.107: Impact of strain on Syy. Fig.108: Impact of strain on Szz.
-0.3 -0.2 -0.1 0.0 0.1 0.2
-0.15
-0.10
-0.05
0.00
0.05
0.10
Y [um]
with_stress
without_stress
-0.3 -0.2 -0.1 0.0 0.1 0.2
-1.8
-1.6
-1.4
-1.2
-1.0
-0.8
-0.6
-0.4
-0.2
0.0
0.2
0.4
Base
with_stress
without_stress
Fig.105: Impact of stress on the bandgap energy. Fig.106: Impact of strain on Sxx.
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Fig.109: Electron mobility enhancement due to the applied strain.
As shown in the previous figures; introducing Si3N4 strain layer at the collector region
will create compressive strain along the horizontal direction, and tensile strain along the vertical
direction, which causes a reduction in the device’s bandgap energy at the collector region. This is
related to the reduction of the conduction band energy due to the applied strain. In addition, strain
will induce a change in the band structure, and this in turn affects the carrier mobility, resulting in
an approximately 20% of mobility improvement in YY direction for electrons in the neutral
collector region.
3.3 Electrical Simulation
Sentaurus TCAD software tools have been used to perform the two dimensional device
simulations using HD model without taking in consideration self heating effect [10]. The model
parameters used in TCAD simulations have been calibrated by BU using Monte Carlo simulation.
The stress-induced mobility enhancement has been calculated using the Piezoresistivity model. A
detailed description of the models used in the simulation is presented in chapter 3.
A comparison of the forward Gummel plots of IMEC HBT device measurements and the
standard conventional HBT device (without strain) simulation results are shown in Fig.110. The
cut-off frequency fT curves as a function of the collector current IC for the standard NPN-SiGe-
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HBT device simulation results, and IMEC NPN-SiGe-HBT device measurement are shown in
Fig.111. Simulation results illustrated in Fig.110 and Fig.111 show good agreement between
measurement data and simulation results, verifying the validity of the physical models and
parameters used in the TCAD simulations.
Fig.110: Forward Gummel plots comparison of
measurement and simulation results.
Fig.111: fT comparison between measurement and
simulation results (VBC=0Volt).
The pre- and post-strain fT and fMAX curves as a function of the collector current are
shown in Fig.112. The values of fT and fMAX are obtained assuming a constant gain-bandwidth
product (-20dB/decade slope) with respect to the current gain |h21| and the unilateral gain |U|
curves at a spot frequency of 30 GHz. The influence of introducing the nitride strain layer at the
collector region is demonstrated. The results show that the post-strain HBT device exhibits better
high frequency characteristics in comparison with an equivalent standard conventional device. An
approximately 8% of improvement in fT, and 5% of improvement in fMAX have been achieved for
the strained silicon NPN-SiGe-HBT device. Additionally, the transit frequency fT and the
maximum oscillation frequency fMAX have been extracted for different VCB biases for both
structures. The obtained results are summarized in Table 12.
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Fig.112: fT and fMAX vs. IC for both HBT devices (WE=130 nm, VBC=0 Volt).
VCB = -0.2
[Volt]
VCB = 0.0
[Volt]
VCB =0.4
[Volt]
VCB =0.6
[Volt]
VCB =0.8
[Volt]
VCB =1.0
[Volt]
fT (without_stress) [GHz] 314 332 342 342 334.3 345.6
fT (with_stress) [GHz] 338.8 357 370 370 370.4 369.6
fMAX (without_stress) [GHz] 260.92 286 321 321 334.5 346.7
fMAX (with_stress) [GHz] 272.5 299 337 337 349.6 361.8
fT improvement [%] 7.9 7.8 8.2 8.2 10.8 7
fMAX improvement [%] 4.5 4.5 5 5 4.5 4.4
Table 12: Devices frequency characteristics results extracted for different VCB biases.
These performance improvements are related to the enhanced carrier transport properties.
The carrier transport enhancement is mainly due to the enhanced carrier mobility by means of the
induced tensile and compressive strains at the collector region. In addition to that, the induced
strain at the collector region reduces the intrinsic collector resistance RC without altering the
base-collector junction capacitance CBC as shown in Fig.113, where the base-collector junction
capacitance CBC is plotted versus the base-collector bias VCB.
The intrinsic collector resistance RC has a direct impact on the cut-off frequency fT value
according to the relation:
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f = 12 + kTqI (C + C ) + (R + R )C 4.4
Where is the forward transit time, CBE is the base-emitter junction capacitance, and RE is the
emitter resistance. Therefore, any reduction in the intrinsic collector resistance RC will result in a
reduction of the RC×CBC product, and consequently enhance the cut-off frequency fT value.
Furthermore, the breakdown voltage BVCEO has been extracted for both pre- and post-
strain HBT devices for different collector doping levels (0.3Nc,0.4Nc, 0.5Nc, 0.65Nc, 0.75Nc,
0.8Nc, 0.9Nc, Nc, 1.5Nc, 2Nc, 3Nc, 4Nc), where Nc is the reference collector doping level taken
from IMEC HBT device profile. The BVCEO values have been extracted from the plot of the
absolute value of the base current as a function of VCE for both HBT devices for different
collector doping level as shown in Fig.114. The obtained results are summarized in Table 13.
Fig.113: CBC as a function of VCB for both HBT devices.
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Fig.114: The absolute value of the base (Ib) current as a function of VCE for both HBT devices (
WE=130 nm, VBE = 0.70 V).
NC Factor BVCEO (without_stress) [Volt] BVCEO (with_stress) [Volt]
0.3 2.75 2.65
0.4 2.63 2.58
0.5 2.57 2.54
0.65 2.51 2.49
0.75 2.47 2.45
0.8 2.45 2.43
0.9 2.43 2.40
1.0 2.41 2.38
1.5 2.33 2.28
2.0 2.27 2.21
3.0 2.18 2.13
4.0 2.11 2.09
Table 13: The extracted BVCEO values for both HBT devices.
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Simulation results show a very small reduction in the BVCEO value in the new HBT
device’s architecture in comparison with an equivalent standard conventional one (1% 4%).
This reduction in the breakdown voltage value is related to the decrease of the collector band gap
energy due to the induced strains at the collector region. However, despite of the very small
decrease in the BVCEO value, the fT×BVCEO product enhancement is about 6% by means of strain
engineering (fT×BVCEO(without-stress) =597.68 GHz.Volt, fT×BVCEO(with-stress) =633.1
GHz.Volt ).
The maximum oscillation frequency fMAX, the relation between fMAX and fT is given by
f = f8 R C 4.5
Therefore, any enhancement in fT value will enhance the maximum oscillation frequency fMAX of
the device.
Moreover, the fT, fMAX and BVCEO have been simulated for various collector doping
levels. A typical BVCEO NC characteristic has been observed for which the BVCEO values
decrease with increasing NC (high fT value). The peak breakdown voltage value is reached for the
lowest collector doping for both devices as shown in Fig.115.
Fig.115: Variation of BVCEO with the collector doping level NC.
The variations of fT and fMAX values with the collector doping level Nc are shown in
Fig.116 and Fig.117. The variation of fT and fMAX values with the breakdown voltage BVCEO are
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shown in Fig.118 and Fig.119. A trade-off between fT and fMAX values has been observed. This
trade-off is illustrated in Fig.120 where fT is plotted versus fMAX for different BVCEO values (i.e.
different NC). As shown in Fig.120, an improvement up to 43% in fT value can be achieved for a
given fMAX, and up to 7% of improvement in fMAX value for a given fT can be achieved by means
of strain engineering, as well by choosing the proper collector doping level.
Fig.116: fT versus collector doping levels
characteristics for both devices.
Fig.117: fMAX versus collector doping levels
characteristics for both devices.
Fig.118: fT versus BVCEO characteristics for both
devices.
Fig.119: fMAX versus BVCEO characteristics for both
devices.
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Fig.120: Trade-off between fT and fMAX for both HBT devices.
The dependence of fT, fMAX and BVCEO values of the investigated HBT devices on the
selected doping distribution at the collector region can be explained by referring to Kirk effect
phenomena in HBT devices [20]. Where the Kirk current density JK is given by
J = qv N N + 2 (V + V )qW 4.6
Where VCB is the applied collector–base voltage, VBI is the base–collector built-in voltage, WC is
the collector layer thickness and vsat is the electron saturation velocity of the collector layer.
The peak fT is limited by the onset of the Kirk effect or base push-out. Therefore using a
high collector doping level suppresses the onset of the Kirk effect. Consequently, higher peak fT
can be obtained, due to the reduced base widening at high current. On the other hand, increasing
the collector doping level NC has two major disadvantages on the device’s performance. Firstly,
CBC will be increased, leading to a reduced power gain or fMAX. Secondly, the maximum electric
field at the base-collector junction will be higher, leading to more impact ionization and thus
lower BVCEO value. The dependence of fMAX on fT and the collector–base capacitance CCB is
given by equation (4.5). As the results indicate, HBT devices with high fT tend to have a high CCB
value. The CCB dominates and fMAX decreases despite the rise of fT value. And that can explain
the trade-off between fT and fMAX illustrated in Fig.120. In the case of strained SiGe-HBT device,
the tradeoff is modified through an enhancement of the collector conductivity without changing
base-collector capacitance.
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Moreover, the transit time has been extracted for both HBT structures as a function of the
collector current density Jc as shown in Fig.121. Simulation results show that the new SiGe-HBT
device architecture employing nitride strain at the collector region exhibit lower transit time (te,
tb, and tc) in comparison with an equivalent standard conventional HBT device. This
enhancement on the device transit time is related to the reduction of the device bandgap energy
and mobility enhancement by means of strain at the collector region.
Fig.121: The transit time as a function of the collector current density for both HBT devices.
3.4 Conclusion
A new SiGe-HBT device’s architecture employing nitride strain at the collector region has
been presented. The device performance parameters have been investigated and compared with
an equivalent standard conventional HBT device using TCAD modeling. Simulation results show
that the strained silicon HBT device exhibits better high frequency characteristics in comparison
with an equivalent standard conventional HBT device. An approximately, 8% of improvement in
fT, and 5% of improvement in fMAX have been achieved for the new HBT architecture. The
breakdown voltage BVCEO has been extracted for both devices for different collector doping
levels NC. The obtained results show a very small reduction in the BVCEO values for the strained
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HBT device. In addition to that, a trade-off between fT and fMAX values has been observed from
fMAX versus fT plot for different collector doping level NC. An improvement up to 43% in fT value
can be achieved for a given fMAX, and up to 7% of improvement in fMAX value for a given fT can
be achieved by means of strain engineering, as well choosing the proper collector doping level
4. NPN-SiGe-HBT Device Employing SiO2 Strain layer
A second approach to improve the device performance is to introduce the desired strain
inside the device through using a silicon oxide (SiO2) stain layer at the collector region during the
device fabrication process. Silicon has a high affinity for oxygen, and an amorphous native oxide
film rapidly forms on Si upon exposure to an oxidizing ambient. During thermal processing SiO2
layer expands and contracts at different rates compared to the silicon substrate according to their
thermal expansion coefficients. Because of this thermal expansion coefficients mismatch, as well
the growth of oxide on top of silicon substrate, a mechanical strain is induced. The magnitude and
the type of the induced mechanical strain are determined by controlling the processing conditions
such as temperature, pressure, deposition power, reactant and impurity concentrations [21] [22].
In this work, the oxide strain layer is formed so that the desired strain is induced at the collector
region, i.e, a mechanical compressive strain is induced along the horizontal axis, and a
mechanical tensile strain is induced along the vertical axis. This approach is different from the
normal oxide shallow trenches isolation (STI) which is done with respect to the CMOS device
fabrication process.
In what follows, a novel NPN-SiGe-HBT device architecture utilizing SiO2 stressor at the
collector region will be presented. Likewise the NPN-SiGe-HBT device employing nitride strain
at the collector region, process simulations are performed using Sentaurus TCAD software tools
to build the device structure and to calculate the associated mechanical stress. The major
processing steps are described in the following figures.
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Fig.122: Process simulation : Deposition of silicon substrate.
Fig.123: Process simulation: Silicon substrate etching.
Fig.124: Process simulation: Deposition of oxide, etching of oxide and deposition of polysilicon.
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Fig.125: Process simulation: Deposition of silicon followed by etching of oxide and polysilicon layers.
Fig.126: Process simulation: Deposition of SiGe base.
Fig.127: Process simulation: Deposition of oxide layer, formation of emitter opening and deposition of
polysilicon layer.
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Fig.128: Process simulation: Etching of oxide and polysilicon layers to form the T-shape emitter.
Fig.129: Process simulation: Final device structure showing stress isocontour lines generated inside the
device.
Fig.130: Isocontour lines representing the stress values generated inside the device; standard conventional
NPN-SiGe-HBT device (left), and strained silicon NPN-SiGe-HBT device (right).
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4.1 Impact of Strain
The impact of introducing a SiO2 strain layer in the HBT device’s architecture on the
bandgap energy, and the stress values generated inside the device (Sxx, Syy and Szz) are shown
in the following figures (131 to Fig.134). The mobility enhancement due to the applied stress has
been calculated using the stress-induced electron mobility model. This model has been calibrated
on mobility-strain enhancement results reported by [23] as shown in Fig.135, taking into account
the saturation improvement of mobility at high stress values. The impact of SiO2 strain layer on
the device electron mobility is shown in Fig.136.
Fig.131: Impact of strain on the bandgap energy. Fig.132: Impact of strain on Sxx.
Fig.133: Impact of strain on Syy. Fig.134: Impact of strain on Szz.
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Fig.135: The calibrated mobility model used in
TCAD device simulations.
Fig.136: eMobility enhancement due to the applied
strain.
As shown in the previous figures; introducing SiO2 strain layer at the collector region will
create compressive strain along the horizontal direction, and tensile strain along the vertical
direction which causes a reduction in the device’s bandgap energy at the collector region. This is
related to the reduction of the conduction band energy due to the applied strain. In addition to
that, strain will induce a change in the band structure. This in turn affects the carrier mobility,
resulting in an approximately 42% of mobility improvement in Y-direction for electrons in the
neutral collector region which is consistent with the obtained results reported by [23].
4.2 Electrical Simulation
TCAD Sentaurus software tools have been used to perform the 2D device simulations
using hydrodynamic model (HD) without taking in consideration self heating effect and thermal
behavior. However, the device’s thermal behavior could be degraded by the formation of the
oxide layer through affecting the device’s thermal conductivity. The model parameters used in
TCAD simulations have been calibrated by BU using Monte Carlo simulations. A detailed
description of the models used is presented in chapter 3.
The same procedure carried out for investigating NPN-SiGe-HBT device with nitride
strain at the collector region will be performed for NPN-SiGe-HBT device employing oxide
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strain at the collector region. Similarly, the first step is to compare the output results of the
simulated structure with IMEC HBT device measurement to verify the validity of the models
used, and to ensure that the simulated device works properly. A comparison of the forward
Gummel plots of IMEC HBT device measurement and the standard conventional HBT device
simulation results are shown in Fig.135. The fT curves as a function of the collector current for
the standard NPN-SiGe-HBT device simulation results, and IMEC NPN-SiGe-HBT device
measurement results are shown in Fig.138. Simulation results illustrated in Fig.1357 and
Fig.138 show good agreement between measurement and simulation results, verifying the
validity of the physical models and parameters used in the TCAD device simulations.
Fig.137: Comparison of Gummel plots of IMEC
measurements and the conventional HBT device
simulations.
Fig.138: fT comparison between IMEC HBT device
and our conventional HBT device.
The fT and fMAX curves as a function of the collector current for NPN-SiGe-HBT device
utilizing SiO2 strain layer at the collector region, and a standard conventional NPN-SiGe-HBT
device are shown in Fig.139 and Fig.140 respectively. The impact of introducing a SiO2 strain
layer at the collector region on the device’s frequency response is demonstrated. An
approximately 14% of improvement in fT, and 9% of improvement in fMAX have been achieved
for NPN-SiGe-HBT device architecture employing SiO2 strain layer at the collector region in
comparison with an equivalent standard conventional HBT device.
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Fig.139: fT vs. Ic for both HBT devices (VCB=0). Fig.140: fMAX vs. Ic for both HBT devices (VCB=0).
Similarly, the base collector capacitance has been extracted as a function of collector base
bias (VCB) for both HBT devices as shown in Fig.141. The induced tensile and compressive
strains due to employing SiO2 strain layer at the collector region will enhance the electron
vertical mobility, which in turn reduces the collector resistance RC without altering the base
collector junction capacitance. Consequently, the RC×CBC product will decrease. As a result, fT
will be enhanced due to the decrease of the RC×CBC product according to the relation (4.4).
Fig.141: CBC as a function of VCB for both HBT devices.
Moreover, the decrease in the collector bandgap energy is responsible for the very small
reduction in the breakdown voltage value shown in Fig.142. Apart from the very small decrease
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in the breakdown voltage BVCE0 value (~1%), the fT×BVCE0 product enhancement is
approximately 12% by means of strain engineering at the collector region (fT×BVCE0 (without-stress)
=424.6 GHz.Volt, fT×BVCE0 (with-stress) =476.4 GHz.Volt ).
Fig.142: Absolute value of the base current as a function of VCE for both HBT devices.( WE=130 nm, VBE
= 0.70 V).
The fT, fMAX and the BVCEO have been simulated for different collector doping levels
(0.3Nc,0.4Nc, 0.5Nc, 0.65Nc, 0.75Nc, 0.8Nc, 0.9Nc, Nc, 1.5Nc, 2Nc, 3Nc and 4Nc), where Nc is
the reference collector doping level taken from IMEC bipolar device profile. A typical
BVCEO NC characteristic has been observed for which the BVCEO values decrease with increasing
NC (high fT value). The peak breakdown voltage value is reached for the lowest collector doping
for both devices as shown in Fig.143.
The variation of fT and fMAX values with the collector doping levels is shown in Fig.144
and Fig.145 respectively. The variation of fT and fMAX values with the breakdown voltage BVCEO
is shown in Fig.146 and Fig.147 respectively. A trade-off between fT and fMAX values has been
observed. This trade-off is illustrated in Fig.148 where fT is plotted versus fMAX for different
BVCEO values (i.e. different NC). As shown in Fig.148, an improvement up to 47% in fT value
can be achieved for a given fMAX, and up to 14% of improvement in fMAX value can be achieved
for a given fT by means of strain engineering technology, as well choosing the proper collector
doping level.
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Fig.143: Variation of BVCEO with the collector doping level Nc for both HBT devices.
Fig.144: fT versus collector doping level
characteristics for both devices.
Fig.145: fMAX versus collector doping levels
characteristics for both devices.
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Fig.146: fT versus BVCEO characteristics for both
devices.
Fig.147: fMAX versus BVCEO characteristics for both
devices.
Fig.148: Trade-off between fT and fMAX for both HBT devices.
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and fMAX in HBT device utilizing SiO2 strain layer at the collector region can be explained in the
same manner as the trade-off between fT and fMAX in HBT device utilizing Si3N4 strain layer at
the collector region explained previously.
4.3 Conclusion
A novel NPN-SiGe-HBT device’s architecture employing oxide strain layer at the
collector region has been presented. The device performance parameters have been investigated
and compared with an equivalent standard conventional HBT device using TCAD modeling.
Simulation results show that the strained silicon HBT device exhibits better high frequency
characteristics in comparison with an equivalent standard conventional HBT device. An
approximately 14% of improvement in fT, and 9% of improvement in fMAX have been achieved
for the new device’s architecture. The breakdown voltage BVCEO has been extracted for both
devices for different collector doping level NC. The obtained results have shown a very small
reduction in the BVCEO values for the strained silicon HBT device (~1%). In addition to that, a
trade-off between fT and fMAX values has been observed from fMAX versus fT plot for different
collector doping level NC. An improvement up to 47% in fT value can be achieved for a given
fMAX, and up to 14% of improvement in fMAX value can be achieved for a given fT by means of
strain engineering technology, as well choosing the proper collector doping level.
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Summary & Conclusion
SiGe HBTs have proven their capability to support large bandwidth and high data rates
for high-speed communication systems. Devices with impressive fT values have been
demonstrated that only a couple of years ago would have been believed to be reserved for III–V
technologies. SiGe HBT technologies that exhibit higher operating speed can be leveraged for
advanced circuits and systems in different ways; they can open up new applications at very high
frequencies (THz). Their speed can be traded for lower power dissipation, or they can be used to
mitigate the impact of process, voltage and temperature variations at lower frequencies for higher
yield and improved reliability (case of automotive radar application). Due to the continuous
demand for devices in areas of technology where high speed and high frequency response are
required, it becomes imperative to develop new bipolar device architectures suitable for high
frequency and power applications. Among the various techniques and efforts proposed to
improve the performance of HBT devices, strain engineering technology provides an additional
degree of freedom to enhance the carriers transport properties due to band structure changes and
mobility enhancement. The mobility of charge carriers in bipolar devices can be enhanced by
creating mechanical tensile strain in the direction of electrons flow to improve electrons mobility,
and by creating mechanical compressive strain in the direction of holes flow to improve holes
mobility.
This work investigates the effects of introducing strain engineering technology principle
on Silicon Bipolar Junction Transistor (BJT) and Silicon-Germanium Heterojunction Bipolar
Transistor (HBT) devices as a possible alternative to dimensional scaling. This thesis focuses on
how strain affects Si BJT and SiGe HBTs, where compressive and tensile strains are applied
during the devices fabrication process. The compressive and tensile strains are created through
two approaches. The first approach is through introducing strain engineering technology principle
at the device base region using SiGe extrinsic stress layer formed over the extrinsic base layer,
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and adjacent to the intrinsic base of NPN-Si-BJT/NPN-SiGe-HBT device. The second approach
is through introducing strain engineering technology principle at the device collector region by
means of local strain technique using strain layers (Si3N4 and SiO2 strain layers).
The work methodology performed in this study consists of the following steps:
Virtually fabricate the device using process simulations.
Study the sensitivity of the device’s different zones to strain.
Propose new methods to incorporate strain in the process and to evaluate the strain
level that can be obtained inside the device.
Define simulation parameters and physical models (the model parameters have been
calibrated in collaboration with Universität der Bundeswehr München).
Perform numerical (device) simulations to analyze the device electrical performance.
Process simulations were performed using Sentaurus TCAD software tools to virtually
fabricate the device’s structure, and to calculate the associated induced mechanical strain using
anisotropic elasticity model. Sentaurus TCAD software tools were used to perform the two-
dimensional device’s simulations based on Hydrodynamic (HD) and Drift-Diffusion (DD)
models. The model parameters used in TCAD simulations were calibrated by Universität der
Bundeswehr München using Monte Carlo simulations. The carrier mobilities were calculated
using Philips unified mobility model, the high field saturation was calculated through the Canali
model by using the carrier temperatures as the driving force. The carrier generation-
recombination models used are the Shockley Read Hall recombination model, and Auger
recombination model. As well, the doping induced bandgap narrowing model has been employed.
Furthermore, the stress-induced mobility enhancement was calculated using the Piezoresistivity
model and the stress-induced electron mobility model. The graded Ge profile and the doping
profiles in the emitter, base, and collector regions were taken from IMEC Microelectronics HBT
device (fT/fMAX = 205GHz/275 GHz).
Simulation results show that applying strain engineering concept at the base region of
NPN-Si-BJT device using SiGe strain layer can strongly enhance the device’s performance due to
the sensitivity of silicon material to strain. An approximately 42% of improvement in fT, and 13%
of improvement in fMAX have been achieved. As well, an enhancement of the collector current by
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nearly three times in strained silicon NPN-Si-BJT device has been attained. The obtained results
for applying the same technique on NPN-SiGe-HBT device have shown that applying strain on
the base region of the HBT device is less efficient in comparison with the BJT device, as the
SiGe base is already stressed due to the existence of Ge at the base. An approximately, 3% of
improvement in fT, and 5% of improvement in fMAX have been achieved. In addition to that, a
decrease in the device’s total transit time has been observed. The intensive study of the transit
time in the strained NPN-SiGe-HBT device shows that the major modification of the device’s
total transit time in comparison with the standard conventional NPN-SiGe-HBT device arises
from the reduction of the collector transit time. Verifying that silicon material is more sensitive to
strain than the SiGe base region, and the device’s performance improvements are mainly due to
the impact of the induced strain at the collector region.
Consequently, new NPN-SiGe-HBT device architectures utilizing strain layer at the
collector region is proposed. Simulation results show that applying strain engineering concept at
the collector region of the investigated devices will enhance the device’s performance and
frequency response characteristic. By using Si3N4 as a strain layer, an approximately, 8% of
improvement in fT, and 5% of improvement in fMAX have been achieved in the new NPN-SiGe-
HBT device’s architecture in comparison with an equivalent standard conventional NPN-SiGe-
HBT device. Despite of the very small decrease in the breakdown voltage BVCE0 value
(1% 4%), the fT×BVCE0 product enhancement is about 12% by means of strain engineering at the
collector region. Moreover, using SiO2 as a strain layer at the device’s collector region will result
in 14% of improvement in fT, and 9% of improvement in fMAX and an enhancement of 12% of fT
×BVCE0 product in comparison with an equivalent standard conventional device.
The performance improvements in the strained BJT/HBT devices are related to the
induced tensile and compressive strains inside the device, this in turn will enhance both electron
and hole mobility’s, and improves the devices electrical performance. The obtained results
obviously show that strain engineering technology principle applied to BJT/HBT device can be a
promising approach for further devices performance improvements.
However, the work done in this thesis opens new doors for further research and
investigations in the field of strained BJT/HBT devices. In addition to that, it provides the
suitable background and the calibrated simulator tools for future work on SiGe HBT compact
modeling.
Future Work
Future work
This work explores and investigates the impacts of mechanical strain engineering
technology principle on Si bipolar and SiGe heterojunction bipolar devices using TCAD
modeling (Process and device simulations). Although TCAD modeling gives a deep insight of the
impact of mechanical strain on the devices performance, as well, provides the tool for designing
and exploring new device concepts, it would be worth exploring the possibilities of fabricating
new strained bipolar devices through a simplified device structure. This can be achieved by
considering new device architectures that are based on less complicated fabrication process steps.
In addition to that, it would be beneficial to analyze the reliability issues for the proposed devices
structures, such as self-heating effect and reliability issues associated with the materials used as
stressors (oxide and nitride). Such a study could provide a complete set of information regarding
the strained bipolar devices stability and the proper level of the applied strain.
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Appendix
1. Mobility Models Calibration
Fig.149 : The Si1-xGex sample used in TCAD simulator calibration process.
Model (I) Model (II)
Hydrodynamic
EffectiveIntrinsicDensity (Slotboom)
Mobility
DopingDep.
eHighFieldSaturation ( CarrierTempDrive )
hHighFieldSaturation ( CarrierTempDrive )
Hydrodynamic
EffectiveIntrinsicDensity (Slotboom)
Mobility
PhuMob.
eHighFieldSaturation ( CarrierTempDrive )
hHighFieldSaturation ( CarrierTempDrive )
Table 14: Physical models used in the calibration models
20 um
Si1-xGex Substrate
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Fig.150: Comparison between MC and TCAD simulation results for hVelocity vs. Electric field using (a)
Model (I), and (b) Model (II), (Ge_content = 4%, T=300K).
Fig.151: Comparison between MC and TCAD simulation results for hVelocity vs. Electric field using (a)
Model (I), and (b) Model (II), (Ge_content = 12%, T=300K).
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Fig.152: Comparison between MC and TCAD simulation results for hVelocity vs. Electric field using (a)
Model (I), and (b) Model (II), (Ge_content = 18%, T=300K).
Fig.153: Comparison between MC and TCAD simulation results for hVelocity vs. Electric field using (a)
Model (I), and (b) Model (II), (Ge_content = 28%, T=300K).
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Fig.154: Comparison between MC and TCAD simulation results for eVelocity vs. Electric field using (a)
Model (I), and (b) Model (II), (Ge_content = 4%, T=300K).
Fig.155: Comparison between MC and TCAD simulation results for eVelocity vs. Electric field using (a)
Model (I), and (b) Model (II), (Ge_content = 12%, T=300K).
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Fig.156: Comparison between MC and TCAD simulation results for eVelocity vs. Electric field using (a)
Model (I), and (b) Model (II), (Ge_content = 18%, T=300K).
Fig.157: Comparison between MC and TCAD simulation results for eVelocity vs. Electric field using (a)
Model (I), and (b) Model (II), (Ge_content = 28%, T=300K).
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Fig.158: Comparison between MC and TCAD simulation results using Model (II) for (a) eVelocity vs.
Electric field (b) hVelocity vs. Electric field, (Ge_content = 4%, T=300K).
Fig.159: Comparison between MC and TCAD simulation results using Model (II) for (a) eVelocity vs.
Electric field (b) hVelocity vs. Electric field, (Ge_content = 12%, T=300K).
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Fig.160: Comparison between MC and TCAD simulation results using Model (II) for (a) eVelocity vs.
Electric field (b) hVelocity vs. Electric field, (Ge_content = 18%, T=300K).
Fig.161: Comparison between MC and TCAD simulation results using Model (II) for (a) eVelocity vs.
Electric field (b) hVelocity vs. Electric field, (Ge_content = 28%, T=300K).
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2. Transport Models Calibration
Fig.162 : The reference transistor with different cross sections used in the calibration process.
Fig.163: Hole density comparison between MC
and HD model simulation results for the cross-
section 50 nm
Fig.164 : Electrostatic potential comparison
between MC and HD model simulation results for
the cross- section 50 nm
N
P
N
E
C
B
0.2 0.3 0.4 0.5
1E14
1E15
1E16
1E17
1E18
1E19
1E20
50 nm
x [um]
HD_Model
MC_0.71V
MC_0.78V
MC_0.84V
MC_0.86V
MC_0.92V
0.2 0.3 0.4 0.5 0.6 0.7
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1.0
1.1
1.2
1.3
1.4
1.5
50 nm
HD_Model
MC_0.71V
MC_0.78V
MC_0.84V
MC_0.86V
MC_0.92V
x [um]
Appendix
167
Fig.165: Electron velocity comparison between
MC and HD model simulation results for the cross-
section 50 nm
Fig.166: Electron temperature comparison between
MC and HD model simulation results for the cross-
section 50 nm
Fig.167: Hole density comparison between MC
and HD model simulation results for the cross-
section 100 nm
Fig.168 : Electrostatic potential comparison
between MC and HD model simulation results for
the cross- section 100 nm
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Fig.169: Electron velocity comparison between
MC and HD model simulation results for the cross-
section 100 nm
Fig.170: Electron temperature comparison between
MC and HD model simulation results for the cross-
section 100 nm
Fig.171: Hole density comparison between MC
and HD model simulation results for the cross-
section 400 nm
Fig.172 : Electrostatic potential comparison
between MC and HD model simulation results for
the cross- section 400 nm
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Fig.173: Electron velocity comparison between
MC and HD model simulation results for the cross-
section 400 nm
Fig.174: Electron temperature comparison between
MC and HD model simulation results for the cross-
section 400 nm
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